Contents

1	Basic Test Results	2
2	README	3
3	CPU.hdl	4
4	Computer.hdl	6
5	CpuMul.hdl	7
6	ExtendAlu.hdl	9
7	Memory.hdl	10

1 Basic Test Results

1	****** TESTING FOLDER STRUCTURE START ******
2	Running test5.sh:
3	Your logins are: muaz.abdeen, is that ok?
4	
5	****** TESTING FOLDER STRUCTURE END *******
6	
7	****** PROJECT TEST START ******
8	
9	Memory passed
.0	
1	****** PROJECT TEST END ******

2 README

```
muaz.abdeen
1
    Muaz Abdeen, ID 300575297, muaz.abdeen@mail.huji.ac.il
4
                                Project 5 - Computer Architecture
6
8
9
    Submitted Files
11
    (1) README
                        - This file.
12
    (2) Memory.hdl - The Memory.hdl implementation.
    (3) CPU.hdl - The CPU.hdl implementation.
(4) Computer.hdl - The Computer.hdl implementation.
                         - The CPU.hdl implementation.
14
15
16
    (5) ExtendAlu.hdl - The ExtendAlu.hdl implementation.
    (6) CpuMul.hdl
                           - The CpuMul.hdl implementation.
17
18
19
   Remarks
20
21
   * ...
22
```

3 CPU.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/CPU.hdl
4
6
     * The Hack CPU (Central Processing unit), consisting of an ALU,
8
     * two registers named A and D, and a program counter named PC.
     \boldsymbol{\ast} The CPU is designed to fetch and execute instructions written in
9
10
     \boldsymbol{\ast} the Hack machine language. In particular, functions as follows:
     st Executes the inputted instruction according to the Hack machine
11
     \boldsymbol{\ast} language specification. The D and A in the language specification
12
     st refer to CPU-resident registers, while M refers to the external
     * memory location addressed by A, i.e. to Memory[A]. The inM input
14
15
     st holds the value of this location. If the current instruction needs
16
      st to write a value to M, the value is placed in outM, the address
     \boldsymbol{\ast} of the target location is placed in the addressM output, and the
17
     * writeM control bit is asserted. (When writeM==0, any value may
18
      * appear in outM). The outM and writeM outputs are combinational:
19
     \boldsymbol{\ast} they are affected instantaneously by the execution of the current
20
21
     * instruction. The addressM and pc outputs are clocked: although they
     * are affected by the execution of the current instruction, they commit
22
23
     \boldsymbol{*} to their new values only in the next time step. If reset==1 then the
     * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
24
     * than to the address resulting from executing the current instruction.
25
26
     */
27
    CHIP CPU {
28
29
                               // M value input (M = contents of RAM[A])
30
         IN inM[16],
             instruction[16], // Instruction for execution
31
                               // Signals whether to re-start the current
                               // program (reset==1) or continue executing
33
34
                               // the current program (reset==0).
35
         OUT outM[16].
                               // M value output
36
37
             writeM,
                               // Write to M?
             addressM[15],
                               // Address in data memory (of M)
38
                               // address of next instruction
39
             pc[15];
40
         PARTS:
41
42
         // Determine the instruction type {\tt A} or {\tt C}
         Mux16(a=instruction ,b=ALUout ,sel=instruction[15] ,out=inA);
43
44
45
         /**
         * A-register will load the instruction if it is:
46
47
         * (1) an A-instruction
         * (2) a C-instruction that stores the value in A (d1=1)
48
49
50
         //Determine load status of A-register:
51
         Not(in=instruction[15] ,out=negateType);
52
53
         Or(a=negateType, b=instruction[5] ,out=loadA);
         ARegister(in=inA ,load=loadA ,out=outA ,out[0..14]=addressM);
54
55
         //writeM assertion (depends on ins[15] & d3)
56
         And(a=instruction[15] ,b=instruction[3] ,out=writeM);
57
58
```

```
60
         * ALU takes two 16-bit registers:
61
         * (1) D-register, depends on (ins[15] & d2)
62
          * (2) A-register or data memory, depends on (ins[15] & a)
63
64
65
          //Determine the x-input of the ALU:
          And(a=instruction[15] ,b=instruction[4] ,out=loadD);
66
         DRegister(in=ALUout ,load=loadD ,out=ALUinX);
67
68
         //Determine the y-input of the ALU:
69
          And(a=instruction[15] ,b=instruction[12] ,out=loadY);
70
71
         Mux16(a=outA ,b=inM ,sel=loadY ,out=ALUinY);
72
73
          // pass input to ALU
74
         ALU(x=ALUinX ,y=ALUiny ,zx=instruction[11] ,nx=instruction[10] ,zy=instruction[9] ,ny=instruction[8] ,f=instruction[7]
75
76
         /**
77
         * whether to jump or not depents (beside instruction type) on the
         * existence of one of the following:
78
          * (1) j1=1 and ALUneg=1
          * (2) j2=1 and ALUzr=1
80
          * (3) j3=1 and not (ALUneg=1 or ALUzr=1)
81
82
83
84
          \ensuremath{//} calculate the jump condition
          Or(a=ALUzr ,b=ALUneg ,out=notpositive);
85
         Not(in=notpositive ,out=ALUpos);
86
87
         And(a=instruction[2] ,b=ALUneg ,out=j1);
88
89
         And(a=instruction[1] ,b=ALUzr ,out=j2);
90
          And(a=instruction[0] ,b=ALUpos ,out=j3);
91
         Or(a=j1,b=j2,out=j1orj2);
92
93
         Or(a=j1orj2 ,b=j3 ,out=j0rs);
94
95
         And(a=j0rs ,b=instruction[15] ,out=jump);
96
         /**
97
          * in the programe counter increment is always true because
98
          \boldsymbol{\ast} if no reset or jump the PC must be incremented
99
100
101
          // set the programe counter
102
103
         PC(in=outA ,load=jump ,inc=true ,reset=reset ,out[0..14]=pc);
     }
104
```

4 Computer.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Computer.hdl
     * The HACK computer, including CPU, ROM and RAM.
     \boldsymbol{\ast} When reset is 0, the program stored in the computer's ROM executes.
9
     \boldsymbol{\ast} When reset is 1, the execution of the program restarts.
     * Thus, to start a program's execution, reset must be pushed "up" (1)
10
     \boldsymbol{*} and "down" (0). From this point onward the user is at the mercy of
11
     st the software. In particular, depending on the program's code, the
     * screen may show some output and the user may be able to interact
13
14
     * with the computer via the keyboard.
15
16
17
    CHIP Computer {
18
         IN reset;
19
20
21
         PARTS:
22
        ROM32K(address=pc ,out=instruction);
23
24
25
         CPU(inM=inM ,instruction=instruction ,reset=reset ,outM=outM ,writeM=writeM ,addressM=addressM ,pc=pc);
26
        Memory(in=outM ,load=writeM ,address=addressM ,out=inM);
27
    }
28
```

5 CpuMul.hdl

```
/**
   * This chip is an extension of the book CPU by using the extended ALU.
   * More specificly if instruction[15] == 0 or (instruction[14] and instruction[13] equals 1)
   * the CpuMul behave exactly as the book CPU.
    * While if it is C instruction and instruction[13] == 0 the output will be D*A/M
   * (the choice between multiplying D by A or D by M is according to instruction[12]).
    * Moreover, if it is c instruction and instruction[14] == 0 it will behave as follows:
8
9
    * instruction: | 12 | 11 | 10 |
10
   * shift left D | 0 | 1 | 1
11
    * shift left A | 0 | 1 | 0
    * shift left M | 1 | 1 | 0 |
13
   * shift right D | 0 | 0 | 1 |
    * shift right A | 0 | 0 | 0 |
    * shift right M | 1 | 0 | 0 |
16
17
    **/
18
    CHIP CpuMul{
19
20
                             // M value input (M = contents of RAM[A])
21
            instruction[16], // Instruction for execution
22
                             // Signals whether to re-start the current
23
                             // program (reset=1) or continue executing
24
25
                             // the current program (reset=0).
26
                             // M value output
        OUT outM[16],
27
28
                             // Write into M?
            addressM[15],
                             // Address in data memory (of M)
29
30
            pc[15];
                             // address of next instruction
31
32
33
        // Determine the instruction type A or C
        Mux16(a=instruction ,b=exALUout ,sel=instruction[15] ,out=inA);
34
35
36
37
        * A-register will load the instruction if it is:
        * (1) an A-instruction
38
        * (2) a C-instruction that stores the value in A (d1=1)
39
40
41
        //Determine load status of A-register:
42
        Not(in=instruction[15] ,out=negateType);
43
44
        Or(a=negateType, b=instruction[5] ,out=loadA);
        ARegister(in=inA ,load=loadA ,out=outA ,out[0..14]=addressM);
45
46
        //writeM assertion (depends on ins[15] & d3)
        And(a=instruction[15] ,b=instruction[3] ,out=writeM);
48
49
50
        * exALU takes two 16-bit registers:
51
        * (1) D-register, depends on (ins[15] & d2)
52
53
        * (2) A-register or data memory, depends on (ins[15] & a)
54
        //Determine the x-input of the exALU:
56
        And(a=instruction[15] ,b=instruction[4] ,out=loadD);
57
        DRegister(in=exALUout ,load=loadD ,out=exALUinX);
58
59
```

```
60
          //Determine the y-input of the exALU:
          And(a=instruction[15] ,b=instruction[12] ,out=loadY);
61
         Mux16(a=outA ,b=inM ,sel=loadY ,out=exALUinY);
62
63
          //prepare the extended ALU instructoin[7..8]
64
         Mux(a=true ,b=instruction[14], sel=instruction[15], out=ins8);
65
         Mux(a=true ,b=instruction[13], sel=instruction[15], out=ins7);
66
67
68
          // pass input to the extended ALU
         ExtendAlu(x=exALUinX ,y=exALUinY ,instruction[8]=ins8 ,instruction[7]=ins7 ,instruction[0..6]=instruction[6..12] ,out=out
69
70
71
         * whether to jump or not depents (beside instruction type) on the
72
         * existence of one of the following:
73
74
          * (1) j1=1 and exALUneg=1
         * (2) j2=1 and exALUzr=1
75
         * (3) j3=1 and not (exALUneg=1 or exALUzr=1)
76
77
78
79
          // calculate the jump condition
          Or(a=exALUzr ,b=exALUneg ,out=notpositive);
80
         Not(in=notpositive ,out=exALUpos);
81
82
         And(a=instruction[2] ,b=exALUneg ,out=j1);
And(a=instruction[1] ,b=exALUzr ,out=j2);
83
84
          And(a=instruction[0] ,b=exALUpos ,out=j3);
85
86
87
         Or(a=j1 ,b=j2 ,out=j1orj2);
         Or(a=j1orj2 ,b=j3 ,out=j0rs);
88
89
90
         And(a=j0rs ,b=instruction[15] ,out=jump);
91
92
93
          * in the programe counter increment is always true because
          \boldsymbol{\ast} if no reset or jump the PC must be incremented
94
95
96
          // set the programe counter
97
          PC(in=outA ,load=jump ,inc=true ,reset=reset ,out[0..14]=pc);
98
99
    }
100
```

6 ExtendAlu.hdl

```
/**
1
    * The inputs of the extends ALU is instruction[9], x[16] and y[16].
    * The output is define as follows:
    * 1. If instruction[7..8]=1,1 the output is identical to the regular
4
    * ALU, where instruction[5]=zx, instruction[4]=nx, ..., instruction[0]=no.
    * 2. Else, if instruction[7]=0 the output will be x*y. Disregard the rest
    * of the instruction.
9
10
    * 3. Else, if instruction[8]=0 the output will be a shift.
         If instruction[4]=0 shift y, otherwise shift x, moreover if
11
         instruction[5] = 0 return a right shift, otherwise left shift.
12
13
    * instruction[6] is unused.
14
15
    * The ng and zr pins behave the same as in the regular ALU.
16
17
18
    CHIP ExtendAlu{
19
          IN x[16],y[16],instruction[9];
20
21
         OUT out[16],zr,ng;
22
23
         PARTS:
24
          // Regular ALU result
          ALU(x=x ,y=y ,zx=instruction[5] ,nx=instruction[4] ,zy=instruction[3] ,ny=instruction[0] ,f=instruction[1] ,nx=instruction[4]
25
26
27
          // Multiplication
         Mul(a=x ,b=y ,out=product);
28
29
          // Shift Y
30
         ShiftRight(in=y ,out=RShiftY);
31
         ShiftLeft(in=y ,out=LShiftY);
33
34
          // Shift X
         ShiftRight(in=x ,out=RShiftX);
35
         ShiftLeft(in=x ,out=LShiftX);
36
37
          // select the shift output
38
         Mux4Way16(a=RShiftY ,b=RShiftX ,c=LShiftY ,d=LShiftX ,sel=instruction[4..5] ,out=shifted);
39
40
          // select the final output, and determine if (out < 0)</pre>
41
42
         Mux16(a=product ,b=ALUout ,sel=instruction[7] ,out=result);
         Mux16(a=shifted ,b=result ,sel=instruction[8] ,out[15]=ng ,out[0..7]=temp1, out[8..15]=temp2 ,out=out);
43
44
45
          // determine if (out == 0)
          Or8Way(in=temp1 ,out=zrRes1);
46
47
         Or8Way(in=temp2 ,out=zrRes2);
          Or(a=zrRes1 ,b=zrRes2, out=Notzr);
         Not(in=Notzr ,out=zr);
49
50
    }
51
```

7 Memory.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/05/Memory.hdl
5
6
     * The complete address space of the Hack computer's memory,
     * including RAM and memory-mapped I/O.
8
9
     st The chip facilitates read and write operations, as follows:
           Read: out(t) = Memory[address(t)](t)
10
           Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
11
     * In words: the chip always outputs the value stored at the memory
     * location specified by address. If load==1, the in value is loaded
13
14
     \boldsymbol{\ast} into the memory location specified by address. This value becomes
15
     * available through the out output from the next time step onward.
16
     * Address space rules:
     \ast Only the upper 16K+8K+1 words of the Memory chip are used.
     * Access to address>0x6000 is invalid. Access to any address in
18
     * the range 0x4000-0x5FFF results in accessing the screen memory
19
     * map. Access to address 0x6000 results in accessing the keyboard
     * memory map. The behavior in these addresses is described in the
21
22
     * Screen and Keyboard chip specifications given in the book.
23
24
25
    CHIP Memory {
        IN in[16], load, address[15];
26
        OUT out[16];
27
28
        PARTS:
29
30
        // Determine which part of Memory to write to (KBD is read-only)
        DMux(in=load ,sel=address[14] ,a=ram ,b=screen);
31
32
33
        // Pass input to RAM and Screen
        RAM16K(in=in ,load=ram ,address=address[0..13] ,out=ramOut);
34
        Screen(in=in ,load=screen ,address=address[0..12] ,out=scrOut);
35
36
        // Get the KBD output
37
38
        Keyboard(out=kbdOut);
        // Select the right final output
40
41
        Mux4Way16(a=ramOut ,b=ramOut ,c=scrOut ,d=kbdOut ,sel=address[13..14] ,out=out);
    }
42
```