

# Contents

1	Basic Test Results	2
2	README	3
3	CPU.hdl	4
4	Computer.hdl	6
5	CpuMul.hdl	7
6	ExtendAlu.hdl	9
7	Memory.hdl	10

# 1 Basic Test Results

```
1 ***** TESTING FOLDER STRUCTURE START *****
2 Running test5.sh:
3 Your logins are: muaz.abdeen, is that ok?
4
5 ***** TESTING FOLDER STRUCTURE END *****
6
7 ***** PROJECT TEST START *****
8
9 Memory passed
10
11 ***** PROJECT TEST END *****
```

## 2 README

```
1  muaz.abdeen
2  =====
3  Muaz Abdeen, ID 300575297, muaz.abdeen@mail.huji.ac.il
4  =====
5
6                      Project 5 - Computer Architecture
7                      -----
8
9
10 Submitted Files
11 -----
12 (1)  README          - This file.
13 (2)  Memory.hdl      - The Memory.hdl implementation.
14 (3)  CPU.hdl         - The CPU.hdl implementation.
15 (4)  Computer.hdl    - The Computer.hdl implementation.
16 (5)  ExtendAlu.hdl   - The ExtendAlu.hdl implementation.
17 (6)  CpuMul.hdl      - The CpuMul.hdl implementation.
18
19
20 Remarks
21 -----
22 * ...
```

## 3 CPU.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/CPU.hdl
5
6 /**
7  * The Hack CPU (Central Processing unit), consisting of an ALU,
8  * two registers named A and D, and a program counter named PC.
9  * The CPU is designed to fetch and execute instructions written in
10 * the Hack machine language. In particular, functions as follows:
11 * Executes the inputted instruction according to the Hack machine
12 * language specification. The D and A in the language specification
13 * refer to CPU-resident registers, while M refers to the external
14 * memory location addressed by A, i.e. to Memory[A]. The inM input
15 * holds the value of this location. If the current instruction needs
16 * to write a value to M, the value is placed in outM, the address
17 * of the target location is placed in the addressM output, and the
18 * writeM control bit is asserted. (When writeM==0, any value may
19 * appear in outM). The outM and writeM outputs are combinational:
20 * they are affected instantaneously by the execution of the current
21 * instruction. The addressM and pc outputs are clocked: although they
22 * are affected by the execution of the current instruction, they commit
23 * to their new values only in the next time step. If reset==1 then the
24 * CPU jumps to address 0 (i.e. pc is set to 0 in next time step) rather
25 * than to the address resulting from executing the current instruction.
26 */
27
28 CHIP CPU {
29
30     IN  inM[16],           // M value input  (M = contents of RAM[A])
31         instruction[16],   // Instruction for execution
32         reset;             // Signals whether to re-start the current
33                             // program (reset==1) or continue executing
34                             // the current program (reset==0).
35
36     OUT outM[16],          // M value output
37         writeM,            // Write to M?
38         addressM[15],      // Address in data memory (of M)
39         pc[15];            // address of next instruction
40
41     PARTS:
42         // Determine the instruction type A or C
43         Mux16(a=instruction ,b=ALUout ,sel=instruction[15] ,out=inA);
44
45         /**
46          * A-register will load the instruction if it is:
47          * (1) an A-instruction
48          * (2) a C-instruction that stores the value in A (d1=1)
49          */
50
51         //Determine load status of A-register:
52         Not(in=instruction[15] ,out=negateType);
53         Or(a=negateType, b=instruction[5] ,out=loadA);
54         ARegister(in=inA ,load=loadA ,out=outA ,out[0..14]=addressM);
55
56         //writeM assertion (depends on ins[15] & d3)
57         And(a=instruction[15] ,b=instruction[3] ,out=writeM);
58
59         /**
```

```

60      * ALU takes two 16-bit registers:
61      * (1) D-register, depends on (ins[15] & d2)
62      * (2) A-register or data memory, depends on (ins[15] & a)
63      */
64
65      //Determine the x-input of the ALU:
66      And(a=instruction[15] ,b=instruction[4] ,out=loadD);
67      DRegister(in=ALUout ,load=loadD ,out=ALUinX);
68
69      //Determine the y-input of the ALU:
70      And(a=instruction[15] ,b=instruction[12] ,out=loadY);
71      Mux16(a=outA ,b=inM ,sel=loadY ,out=ALUinY);
72
73      // pass input to ALU
74      ALU(x=ALUinX ,y=ALUinY ,zx=instruction[11] ,nx=instruction[10] ,zy=instruction[9] ,ny=instruction[8] ,f=instruction[7] ,
75
76      /**
77      * whether to jump or not depends (beside instruction type) on the
78      * existence of one of the following:
79      * (1) j1=1 and ALUneg=1
80      * (2) j2=1 and ALUzr=1
81      * (3) j3=1 and not (ALUneg=1 or ALUzr=1)
82      */
83
84      // calculate the jump condition
85      Or(a=ALUzr ,b=ALUneg ,out=notpositive);
86      Not(in=notpositive ,out=ALUpos);
87
88      And(a=instruction[2] ,b=ALUneg ,out=j1);
89      And(a=instruction[1] ,b=ALUzr ,out=j2);
90      And(a=instruction[0] ,b=ALUpos ,out=j3);
91
92      Or(a=j1 ,b=j2 ,out=j1orj2);
93      Or(a=j1orj2 ,b=j3 ,out=j0rs);
94
95      And(a=j0rs ,b=instruction[15] ,out=jump);
96
97      /**
98      * in the programe counter increment is always true because
99      * if no reset or jump the PC must be incremented
100     */
101
102     // set the programe counter
103     PC(in=outA ,load=jump ,inc=true ,reset=reset ,out[0..14]=pc);
104 }

```

## 4 Computer.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Computer.hdl
5
6 /**
7  * The HACK computer, including CPU, ROM and RAM.
8  * When reset is 0, the program stored in the computer's ROM executes.
9  * When reset is 1, the execution of the program restarts.
10 * Thus, to start a program's execution, reset must be pushed "up" (1)
11 * and "down" (0). From this point onward the user is at the mercy of
12 * the software. In particular, depending on the program's code, the
13 * screen may show some output and the user may be able to interact
14 * with the computer via the keyboard.
15 */
16
17 CHIP Computer {
18
19     IN reset;
20
21     PARTS:
22
23     ROM32K(address=pc ,out=instruction);
24
25     CPU(inM=inM ,instruction=instruction ,reset=reset ,outM=outM ,writeM=writeM ,addressM=addressM ,pc=pc);
26
27     Memory(in=outM ,load=writeM ,address=addressM ,out=inM);
28 }
```

## 5 CpuMul.hdl

```

1  /**
2  * This chip is an extension of the book CPU by using the extended ALU.
3  * More specifically if instruction[15]==0 or (instruction[14] and instruction[13] equals 1)
4  * the CpuMul behave exactly as the book CPU.
5  * While if it is C instruction and instruction[13] == 0 the output will be D*A/M
6  * (the choice between multiplying D by A or D by M is according to instruction[12]).
7  * Moreover, if it is c instruction and instruction[14] == 0 it will behave as follows:
8  *
9  * instruction: | 12 | 11 | 10 |
10 * -----
11 * shift left D | 0 | 1 | 1 |
12 * shift left A | 0 | 1 | 0 |
13 * shift left M | 1 | 1 | 0 |
14 * shift right D | 0 | 0 | 1 |
15 * shift right A | 0 | 0 | 0 |
16 * shift right M | 1 | 0 | 0 |
17 */
18
19 CHIP CpuMul{
20
21     IN  inM[16],          // M value input  (M = contents of RAM[A])
22         instruction[16], // Instruction for execution
23         reset;           // Signals whether to re-start the current
24                           // program (reset=1) or continue executing
25                           // the current program (reset=0).
26
27     OUT outM[16],         // M value output
28         writeM,           // Write into M?
29         addressM[15],     // Address in data memory (of M)
30         pc[15];          // address of next instruction
31
32     PARTS:
33         // Determine the instruction type A or C
34         Mux16(a=instruction ,b=exALUout ,sel=instruction[15] ,out=inA);
35
36         /**
37         * A-register will load the instruction if it is:
38         * (1) an A-instruction
39         * (2) a C-instruction that stores the value in A (d1=1)
40         */
41
42         //Determine load status of A-register:
43         Not(in=instruction[15] ,out=negateType);
44         Or(a=negateType, b=instruction[5] ,out=loadA);
45         ARegister(in=inA ,load=loadA ,out=outA ,out[0..14]=addressM);
46
47         //writeM assertion (depends on ins[15] & d3)
48         And(a=instruction[15] ,b=instruction[3] ,out=writeM);
49
50         /**
51         * exALU takes two 16-bit registers:
52         * (1) D-register, depends on (ins[15] & d2)
53         * (2) A-register or data memory, depends on (ins[15] & a)
54         */
55
56         //Determine the x-input of the exALU:
57         And(a=instruction[15] ,b=instruction[4] ,out=loadD);
58         DRegister(in=exALUout ,load=loadD ,out=exALUinX);
59

```

```

60 //Determine the y-input of the exALU:
61 And(a=instruction[15] ,b=instruction[12] ,out=loadY);
62 Mux16(a=outA ,b=inM ,sel=loadY ,out=exALUinY);
63
64 //prepare the extended ALU instructoin[7..8]
65 Mux(a=true ,b=instruction[14], sel=instruction[15], out=ins8);
66 Mux(a=true ,b=instruction[13], sel=instruction[15], out=ins7);
67
68 // pass input to the extended ALU
69 ExtendAlu(x=exALUinX ,y=exALUinY ,instruction[8]=ins8 ,instruction[7]=ins7 ,instruction[0..6]=instruction[6..12] ,out=outA);
70
71 /**
72 * whether to jump or not depends (beside instruction type) on the
73 * existence of one of the following:
74 * (1) j1=1 and exALUneg=1
75 * (2) j2=1 and exALUzr=1
76 * (3) j3=1 and not (exALUneg=1 or exALUzr=1)
77 */
78
79 // calculate the jump condition
80 Or(a=exALUzr ,b=exALUneg ,out=notpositive);
81 Not(in=notpositive ,out=exALUpos);
82
83 And(a=instruction[2] ,b=exALUneg ,out=j1);
84 And(a=instruction[1] ,b=exALUzr ,out=j2);
85 And(a=instruction[0] ,b=exALUpos ,out=j3);
86
87 Or(a=j1 ,b=j2 ,out=j1orj2);
88 Or(a=j1orj2 ,b=j3 ,out=j0rs);
89
90 And(a=j0rs ,b=instruction[15] ,out=jump);
91
92 /**
93 * in the program counter increment is always true because
94 * if no reset or jump the PC must be incremented
95 */
96
97 // set the program counter
98 PC(in=outA ,load=jump ,inc=true ,reset=reset ,out[0..14]=pc);
99
100 }

```



## 6 ExtendAlu.hdl

```
1  /**
2  * The inputs of the extends ALU is instruction[9], x[16] and y[16].
3  * The output is define as follows:
4  * 1. If instruction[7..8]=1,1 the output is identical to the regular
5  * ALU, where instruction[5]=zx, instruction[4]=nx, ..., instruction[0]=no.
6  *
7  * 2. Else, if instruction[7]=0 the output will be x*y. Disregard the rest
8  * of the instruction.
9  *
10 * 3. Else, if instruction[8]=0 the output will be a shift.
11 *   If instruction[4]=0 shift y, otherwise shift x, moreover if
12 *   instruction[5]=0 return a right shift, otherwise left shift.
13 *
14 * instruction[6] is unused.
15 * The ng and zr pins behave the same as in the regular ALU.
16 */
17
18 CHIP ExtendAlu{
19     IN x[16],y[16],instruction[9];
20     OUT out[16],zr,ng;
21
22     PARTS:
23         // Regular ALU result
24         ALU(x=x ,y=y ,zx=instruction[5] ,nx=instruction[4] ,zy=instruction[3] ,ny=instruction[2] ,f=instruction[1] ,no=instruction[0]);
25
26         // Multiplication
27         Mul(a=x ,b=y ,out=product);
28
29         // Shift Y
30         ShiftRight(in=y ,out=RShiftY);
31         ShiftLeft(in=y ,out=LShiftY);
32
33         // Shift X
34         ShiftRight(in=x ,out=RShiftX);
35         ShiftLeft(in=x ,out=LShiftX);
36
37         // select the shift output
38         Mux4Way16(a=RShiftY ,b=RShiftX ,c=LShiftY ,d=LShiftX ,sel=instruction[4..5] ,out=shifted);
39
40         // select the final output, and determine if (out < 0)
41         Mux16(a=product ,b=ALUout ,sel=instruction[7] ,out=result);
42         Mux16(a=shifted ,b=result ,sel=instruction[8] ,out[15]=ng ,out[0..7]=temp1 , out[8..15]=temp2 ,out=out);
43
44         // determine if (out == 0)
45         Or8Way(in=temp1 ,out=zrRes1);
46         Or8Way(in=temp2 ,out=zrRes2);
47         Or(a=zrRes1 ,b=zrRes2 , out=Notzr);
48         Not(in=Notzr ,out=zr);
49
50 }
51 }
```

## 7 Memory.hdl

```
1 // This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
3 // by Nisan and Schocken, MIT Press.
4 // File name: projects/05/Memory.hdl
5
6 /**
7  * The complete address space of the Hack computer's memory,
8  * including RAM and memory-mapped I/O.
9  * The chip facilitates read and write operations, as follows:
10  *   Read: out(t) = Memory[address(t)](t)
11  *   Write: if load(t-1) then Memory[address(t-1)](t) = in(t-1)
12  * In words: the chip always outputs the value stored at the memory
13  * location specified by address. If load==1, the in value is loaded
14  * into the memory location specified by address. This value becomes
15  * available through the out output from the next time step onward.
16  * Address space rules:
17  * Only the upper 16K+8K+1 words of the Memory chip are used.
18  * Access to address>0x6000 is invalid. Access to any address in
19  * the range 0x4000-0x5FFF results in accessing the screen memory
20  * map. Access to address 0x6000 results in accessing the keyboard
21  * memory map. The behavior in these addresses is described in the
22  * Screen and Keyboard chip specifications given in the book.
23  */
24
25 CHIP Memory {
26     IN in[16], load, address[15];
27     OUT out[16];
28
29     PARTS:
30         // Determine which part of Memory to write to (KBD is read-only)
31         DMux(in=load ,sel=address[14] ,a=ram ,b=screen);
32
33         // Pass input to RAM and Screen
34         RAM16K(in=in ,load=ram ,address=address[0..13] ,out=ramOut);
35         Screen(in=in ,load=screen ,address=address[0..12] ,out=scrOut);
36
37         // Get the KBD output
38         Keyboard(out=kbdOut);
39
40         // Select the right final output
41         Mux4Way16(a=ramOut ,b=ramOut ,c=scrOut ,d=kbdOut ,sel=address[13..14] ,out=out);
42 }
```