### Contents

1	Basic Test Results	2
2	README	3
3	./a/Bit.hdl	4
4	./a/PC.hdl	5
5	./a/RAM64.hdl	6
6	./a/RAM8.hdl	7
7	./a/Register.hdl	8
8	./b/RAM16K.hdl	9
9	./b/RAM4K.hdl	10
<b>10</b>	./b/RAM512.hdl	11

#### 1 Basic Test Results

#### 2 README

26 \* · · · ·

```
muaz.abdeen
 1
     Muaz Abdeen, ID 300575297, muaz.abdeen@mail.huji.ac.il
 4
 5
                                        Project 3 - Sequential Logic
 6
 8
 9
    Submitted Files
11
     (1) README
                                   - This file.
12
                               - The 1-bit register implementation.
- The 16-bit register implementation.
- The 8-register RAM implementation.
    (2) Bit.hdl
     (3) Register.hdl
(4) RAM8.hdl
14
15
                                    - The RAM64 implementation.
- The RAM512 implementation.
     (5) RAM64.hdl
16
     (6) RAM512.hdl
(7) RAM4K.hdl
17
                                     - The RAM4K implementation.
- The RAM16K implementation.
18
    (8) RAM16K.hdl
19
     (9) PC.hdl
                                  - The implementation of the counter.
20
21
22
23
24
    Remarks
25
```

# 3 ./a/Bit.hdl

```
// This file is part of www.nand2tetris.org
_{\rm 2} \, // and the book "The Elements of Computing Systems"
   // by Nisan and Schocken, MIT Press.
   // File name: projects/03/a/Bit.hdl
5
6
     * 1-bit register:
     * If load[t] == 1 then out[t+1] = in[t]
9
                       else out does not change (out[t+1] = out[t])
10
11
    CHIP Bit {
12
        IN in, load;
13
        OUT out;
14
15
16
        // Determine if to load the input or keep the current data
17
        Mux(a=current ,b=in ,sel=load ,out=res);
18
19
        // Using the DFF to make a time delay
20
        DFF(in=res ,out=current, out=out);
^{21}
22
```

# 4 ./a/PC.hdl

```
// This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/PC.hdl
6
     * A 16-bit counter with load and reset control bits.
     * if
               (reset[t] == 1) out[t+1] = 0
     * else if (load[t] == 1) out[t+1] = in[t]

* else if (inc[t] == 1) out[t+1] = out[t] + 1 (integer addition)
9
10
                                 out[t+1] = out[t]
11
      * else
     */
12
13
    CHIP PC {
14
         IN in[16],load,inc,reset;
15
         OUT out[16];
16
17
         PARTS:
18
19
         // Increment the current data
         Inc16(in=current ,out=incRes);
20
21
22
         // Determine if to increment the counter
         Mux16(a=current ,b=incRes ,sel=inc ,out=res0);
23
24
         // Determine if to load the input
25
         Mux16(a=res0 ,b=in ,sel=load ,out=res1);
26
         // Determine if to reset the counter
28
         Mux16(a=res1 ,b=false ,sel=reset ,out=res2);
29
30
         // Save the final status
31
32
         Register(in=res2 ,load=true ,out=current ,out=out);
33
    }
34
```

#### 5 ./a/RAM64.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM64.hdl
5
6
     \boldsymbol{\ast} Memory of 64 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM64 {
13
         IN in[16], load, address[6];
14
         OUT out[16];
15
16
         PARTS:
17
18
         // determine the RAM8 chip to write to
19
         DMux8Way(in=load ,sel=address[3..5] ,a=ram0 ,b=ram1 ,c=ram2 ,d=ram3 ,e=ram4 ,f=ram5 ,g=ram6 ,h=ram7);
20
21
         // determine the inner Register chip to write to and read from
22
         RAM8(in=in ,load=ram0 ,address=address[0..2] ,out=out0);
         RAM8(in=in ,load=ram1 ,address=address[0..2] ,out=out1);
23
24
         RAM8(in=in ,load=ram2 ,address=address[0..2] ,out=out2);
         RAM8(in=in ,load=ram3 ,address=address[0..2] ,out=out3);
25
        RAM8(in=in ,load=ram4 ,address=address[0..2] ,out=out4);
26
         RAM8(in=in ,load=ram5 ,address=address[0..2] ,out=out5);
        RAM8(in=in ,load=ram6 ,address=address[0..2] ,out=out6);
RAM8(in=in ,load=ram7 ,address=address[0..2] ,out=out7);
28
29
30
         // determine the RAM8 chip to read from
31
         Mux8Way16(a=out0 ,b=out1 ,c=out2 ,d=out3 ,e=out4 ,f=out5 ,g=out6 ,h=out7 ,sel=address[3..5] ,out=out);
32
33
    }
```

#### 6 ./a/RAM8.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/RAM8.hdl
4
5
6
     * Memory of 8 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
     \boldsymbol{\ast} (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM8 {
13
         IN in[16], load, address[3];
14
         OUT out[16];
15
16
         PARTS:
17
18
         \ensuremath{//} determine the Register chip to write to
19
         DMux8Way(in=load ,sel=address ,a=reg0 ,b=reg1 ,c=reg2 ,d=reg3 ,e=reg4 ,f=reg5 ,g=reg6 ,h=reg7);
20
         // determine the Register chip to write to and read from
21
22
         Register(in=in ,load=reg0 ,out=out0);
         Register(in=in ,load=reg1 ,out=out1);
23
24
         Register(in=in ,load=reg2 ,out=out2);
         Register(in=in ,load=reg3 ,out=out3);
25
        Register(in=in ,load=reg4 ,out=out4);
26
         Register(in=in ,load=reg5 ,out=out5);
        Register(in=in ,load=reg6 ,out=out6);
Register(in=in ,load=reg7 ,out=out7);
28
29
30
         // determine the Register chip to read from
31
32
         Mux8Way16(a=out0 ,b=out1 ,c=out2 ,d=out3 ,e=out4 ,f=out5 ,g=out6 ,h=out7 ,sel=address ,out=out);
33
    }
```

### 7 ./a/Register.hdl

```
// This file is part of www.nand2tetris.org
2 // and the book "The Elements of Computing Systems"
     // by Nisan and Schocken, MIT Press.
    // File name: projects/03/a/Register.hdl
6
     * 16-bit register:
      * If load[t] == 1 then out[t+1] = in[t]
9
      * else out does not change
10
11
     CHIP Register {
12
         IN in[16], load;
13
         OUT out[16];
14
15
16
         // Using the 1-bit register on every bit of the input pin
17
         Bit(in=in[0] ,load=load ,out=out[0]);
18
         Bit(in=in[1] ,load=load ,out=out[1]);
         Bit(in=in[2] ,load=load ,out=out[2]);
20
         Bit(in=in[3] ,load=load ,out=out[3]);
21
         Bit(in=in[4] ,load=load ,out=out[4]);
Bit(in=in[5] ,load=load ,out=out[5]);
22
23
24
         Bit(in=in[6] ,load=load ,out=out[6]);
         Bit(in=in[7] ,load=load ,out=out[7]);
Bit(in=in[8] ,load=load ,out=out[8]);
25
26
         Bit(in=in[9] ,load=load ,out=out[9]);
         Bit(in=in[10] ,load=load ,out=out[10]);
Bit(in=in[11] ,load=load ,out=out[11]);
28
29
         Bit(in=in[12] ,load=load ,out=out[12]);
30
         Bit(in=in[13] ,load=load ,out=out[13]);
31
32
         Bit(in=in[14] ,load=load ,out=out[14]);
33
         Bit(in=in[15] ,load=load ,out=out[15]);
    }
34
```

#### 8 ./b/RAM16K.hdl

```
// This file is part of www.nand2tetris.org
   // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM16K.hdl
5
6
     * Memory of 16K registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
     st (the loaded value will be emitted to out from the next time step onward).
10
11
12
    CHIP RAM16K {
13
         IN in[16], load, address[14];
14
         OUT out[16];
15
16
         PARTS:
17
18
         // determine the RAM4K chip to write to
19
         DMux4Way(in=load ,sel=address[12..13] ,a=ram0 ,b=ram1 ,c=ram2 ,d=ram3);
20
         // Recursivley determine the inner Register chip to write to and read from
21
        RAM4K(in=in ,load=ram0 ,address=address[0..11] ,out=out0);
RAM4K(in=in ,load=ram1 ,address=address[0..11] ,out=out1);
22
23
24
         RAM4K(in=in ,load=ram2 ,address=address[0..11] ,out=out2);
         RAM4K(in=in ,load=ram3 ,address=address[0..11] ,out=out3);
25
26
         // determine the RAM4K chip to read from
         Mux4Way16(a=out0 ,b=out1 ,c=out2 ,d=out3 ,sel=address[12..13] ,out=out);
28
    }
29
```

#### 9 ./b/RAM4K.hdl

```
// This file is part of www.nand2tetris.org
    // and the book "The Elements of Computing Systems"
    // by Nisan and Schocken, MIT Press.
    // File name: projects/03/b/RAM4K.hdl
5
6
     \boldsymbol{\ast} Memory of 4K registers, each 16 bit-wide. Out holds the value
      \ast stored at the memory location specified by address. If load==1, then
9
      * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM4K {
13
         IN in[16], load, address[12];
14
         OUT out[16];
15
16
         PARTS:
17
18
         // determine the RAM512 chip to write to
19
         DMux8Way(in=load ,sel=address[9..11] ,a=ram0 ,b=ram1 ,c=ram2 ,d=ram3 ,e=ram4 ,f=ram5 ,g=ram6 ,h=ram7);
20
21
         // Recursivley determine the inner Register chip to write to and read from
         RAM512(in=in ,load=ram0 ,address=address[0..8] ,out=out0);
RAM512(in=in ,load=ram1 ,address=address[0..8] ,out=out1);
22
23
24
         RAM512(in=in ,load=ram2 ,address=address[0..8] ,out=out2);
         RAM512(in=in ,load=ram3 ,address=address[0..8] ,out=out3);
25
         RAM512(in=in ,load=ram4 ,address=address[0..8] ,out=out4);
26
         RAM512(in=in ,load=ram5 ,address=address[0..8] ,out=out5);
         RAM512(in=in ,load=ram6 ,address=address[0..8] ,out=out6);
RAM512(in=in ,load=ram7 ,address=address[0..8] ,out=out7);
28
29
30
         // determine the RAM512 chip to read from
31
32
         Mux8Way16(a=out0 ,b=out1 ,c=out2 ,d=out3 ,e=out4 ,f=out5 ,g=out6 ,h=out7 ,sel=address[9..11] ,out=out);
33
    }
```

#### 10 ./b/RAM512.hdl

```
// This file is part of the materials accompanying the book
   // "The Elements of Computing Systems" by Nisan and Schocken,
    // MIT Press. Book site: www.idc.ac.il/tecs
    // File name: projects/03/b/RAM512.hdl
5
6
     * Memory of 512 registers, each 16 bit-wide. Out holds the value
     \ast stored at the memory location specified by address. If load==1, then
9
     * the in value is loaded into the memory location specified by address
10
     st (the loaded value will be emitted to out from the next time step onward).
11
12
    CHIP RAM512 {
13
         IN in[16], load, address[9];
14
         OUT out[16];
15
16
         PARTS:
17
18
         // determine the RAM64 chip to write to
19
         DMux8Way(in=load ,sel=address[6..8] ,a=ram0 ,b=ram1 ,c=ram2 ,d=ram3 ,e=ram4 ,f=ram5 ,g=ram6 ,h=ram7);
20
         // Recursivley determine the inner Register chip to write to and read from
21
22
         RAM64(in=in ,load=ram0 ,address=address[0..5] ,out=out0);
         RAM64(in=in ,load=ram1 ,address=address[0..5] ,out=out1);
23
24
         RAM64(in=in ,load=ram2 ,address=address[0..5] ,out=out2);
         RAM64(in=in ,load=ram3 ,address=address[0..5] ,out=out3);
25
        RAM64(in=in ,load=ram4 ,address=address[0..5] ,out=out4);
26
         RAM64(in=in ,load=ram5 ,address=address[0..5] ,out=out5);
        RAM64(in=in ,load=ram6 ,address=address[0..5] ,out=out6);
RAM64(in=in ,load=ram7 ,address=address[0..5] ,out=out7);
28
29
30
         // determine the RAM64 chip to read from
31
32
         Mux8Way16(a=out0 ,b=out1 ,c=out2 ,d=out3 ,e=out4 ,f=out5 ,g=out6 ,h=out7 ,sel=address[6..8] ,out=out);
33
    }
```