{"payload":{"header_redesign_enabled":false,"results":[{"id":"526942989","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"MuballighHossain/Moore_Machine_VLSI","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":526942989,"name":"Moore_Machine_VLSI","owner_id":65614878,"owner_login":"MuballighHossain","updated_at":"2022-08-20T14:02:10.886Z","has_issues":true}},"sponsorable":false,"topics":["verilog","vlsi","verilog-hdl","vlsi-physical-design","moore-machine","moore","vlsi-circuits","vlsi-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMuballighHossain%252FMoore_Machine_VLSI%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/MuballighHossain/Moore_Machine_VLSI/star":{"post":"m4SYSfPYiacSJS5l4Kyo28pRIXYC3M9WAdNZgBpgvzozvJjtCD5JBDmqGYmXBqLnixqX5K5u_LNCeVgKBEhD5A"},"/MuballighHossain/Moore_Machine_VLSI/unstar":{"post":"6bBNt_ZULIobJpgkm-V14Wnef1DX1nSGMuL2otVjxKaiOb_eYulhXmiPiiZQu1ZcYuvvVl0IoVj0J2tj_qd7uw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"45391pw01wzkdRu-ixpotLL4F4-l9gdb5HzNVA3XYNnPYiLDN9rWQ0H-59zQuz5GcSmUfKuLdHlchV-llMjskw"}}},"title":"Repository search results"}