



Problem - 1

machine has to generate $z=1$ when
 $w=1010$, otherwise $z=0$.

Seeing the table, we see that $z=1$ as soon
 as, $w=1010$ i.e. it does not wait for
 one cycle
 \therefore we will use Mealy type FSP.



State Assigned Table

PS	N.S		z	
	w=0	w=1	w=0	w=1
A 0000	A(000)	E(001)	0	0
B 0001	C(010)	A(000)	0	0
C 0010	A(000)	D(011)	0	0
D 0011	E(0100)	B(001)	1	0
E 0100	A(000)	C(010)	0	0

```

module assignment2A(clock, reset, w, z);
input clock, reset, w;
output z;
reg[3:1] o,O;
parameter [3:1] A=3'b000, B = 3'b001, C= 3'b010, D=3'b011, E=3'b100;
always@(w,o)
    case(o)
        A: if (w) O = B;
           else O = A;
        B: if(w)O = B;
           else O = C;
        C: if(w) O = D;
           else O = A;
        D: if(w) O = E;
           else O = A;
        default: O = 3'bxxx;
    endcase
always @ (negedge reset, posedge clock)
    if (reset == 0) o <= A;
    else o <= O;
assign z = (o == E);
endmodule

```

Quartus II - C:\Users\mubah\Desktop\quartus\assignment2A\assignment2A - assignment2A.v

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity: FLEX10KE AUTO
assignment2A 4 (4) 4 0

Logics Cells LC Registers Memory B

assignment2A.v

```
1 module assignment2A(clock, reset, w, s);
2 input clock, reset, w;
3 output z;
4 reg[31] o;
5 parameter [31] A=3'b000, B=3'b001, C=3'b010, D=3'b011, E=3'b100;
6 always@(w,o)
7 case(o)
8   A: if (w) O = B;
9     else O = A;
10    B: if (w) O = B;
11    C: if (w) O = C;
12    D: if (w) O = A;
13    E: if (w) O = E;
14    default: O = 3'bxxx;
15  endcase
16 always @(negedge reset, posedge clock)
17 if (reset == 0) o <= A;
18 else o <= O;
19 assign z = (o == E);
20 endmodule
```

Tasks

Flow: Compilation

Task	Time
Complete Design	00:00:05
Analysis & Synthesis	00:00:01
Filter (Place & Route)	00:00:02
Assembler (Generate programming files)	00:00:01
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:00
Program Device (Open Programmer)	

Message

Info: Running Quartus II EDA Netlist Writer
Info: Command: quartus_ea --read_settings_files=off --write_settings_files=off assignment2A -o assignment2A
Info: Generated files "assignment2A.vo" and "assignment2A.v.edi" in directory "C:\Users\mubah\Desktop\CSE460\quartus\assignment2A\simulation\custom" for EDA simulation tool
Info: Generated files "assignment2A.vo" and "assignment2A.v.edi" in directory "C:\Users\mubah\Desktop\CSE460\quartus\assignment2A\timing\custom" for EDA timing analysis tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings

System (2) Processing (51) Extra Info (47) Warning (4) Critical Warning (0) Error (0) Suppressed (1) Flag /

Message: 0 of 145

For Help, press F1

Ln 18, Col 40
0.00 MHz
0.00 MHz
33°C Cloudy
6:08 PM

Quartus II - C:\Users\mubah\Desktop\quartus\assignment2A\assignment2A - assignment2A.v [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

Project Navigator

Entity: FLEX10KE AUTO
assignment2A 4 (4) 4 0

Logics Cells LC Registers Memory B

assignment2A.v

Compilation Report

Flow Summary

Legal Notice
Flow Summary
Flow Settings
Flow Non-Default Global Settings
Flow Elapsed Time
Flow OS Summary
Flow Log
Analysis & Synthesis
Filter
Assembler
Timing Analyzer
EDA Netlist Writer

Flow Status: Successful - Sun Apr 03 18:08:48 2022

Quartus II Version: 8.1 Build 163 10/28/2008 SJ Web Edition

Revision Name: assignment2A

Top-level Entity Name: assignment2A

Family: FLEX10KE

Met timing requirements: Yes

Total logic elements: 4 / 1,728 (<1 %)

Total pins: 4 / 102 (4 %)

Total memory bits: 0 / 24,576 (0 %)

Total PLLs: 0

Device: EPF10K10K10C104-1

Timing Mode: Final

Tasks

Flow: Compilation

Task	Time
Complete Design	00:00:05
Analysis & Synthesis	00:00:01
Filter (Place & Route)	00:00:02
Assembler (Generate programming files)	00:00:01
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:00
Program Device (Open Programmer)	

Message



Info: Running Quartus II EDA Netlist Writer
Info: Command: quartus_ea --read_settings_files=off --write_settings_files=off assignment2A -o assignment2A
Info: Generated files "assignment2A.vo" and "assignment2A.v.edi" in directory "C:\Users\mubah\Desktop\CSE460\quartus\assignment2A\simulation\custom" for EDA simulation tool
Info: Generated files "assignment2A.vo" and "assignment2A.v.edi" in directory "C:\Users\mubah\Desktop\CSE460\quartus\assignment2A\timing\custom" for EDA timing analysis tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
Info: Quartus II Full Compilation was successful. 0 errors, 4 warnings

System (2) Processing (51) Extra Info (47) Warning (4) Critical Warning (0) Error (0) Suppressed (1) Flag /

Message: 0 of 145

For Help, press F1


Ln 18, Col 40
0.00 MHz
0.00 MHz
33°C Cloudy
6:09 PM



Problem - 2

W vs consider

00 → no money
01 → Tk 10
10 → Tk 20
11 → don't care



P.S	N.S			output			change		
	00	01	10	00	01	10	00	01	10
A	A	B	D	0	0	0	00	00	00
B	B	C	A	0	0	1	00	00	00
C	C	D	A	0	0	1	00	00	01
D	D	A	A	0	1	1	00	00	11

P.S	N.S			output			change		
	00	01	10	00	01	10	00	01	10
00	00	01	11	0	0	0	00	00	00
01	01	10	00	0	0	1	00	00	00
10	10	11	00	0	0	1	00	00	11
11	11	00	00	0	1	1	00	00	11

```

module assignment2B (clk,rstn,w,Q,c);

input clk, rstn;

input [1:0]w;

output reg Q;

output reg[1:0]c;

reg [1:0]y,Y;

parameter A=2'b00, B=2'b01, C=2'b10, D=2'b11;

always @ (w,y)
    case (y)
        A: if (w[1]==0 && w[0]==0)
            begin
                Q = 0;

                y = A;

                c = 2'b00;

            end
        else if (w[1]==0 && w[0] == 1)
            begin
                Q = 0;

                Y=B;

                c=2'b00;

            end
        else if (w[1]==1 && w[0]==0)
            begin
                Q = 0;

                Y = D;

                c = 2'b00;

            end
    endcase

endmodule

```

Quartus II - C:/Users/mubah/Desktop/CS640/quartus/assignment28/assignment28 - assignment28.v

File Edit View Project Assignments Processing Tools Window Help

assignment28.v

```
1 module assignment28 (clk, rstn, w, Q, c);
2 input clk, rstn;
3 input [1:0]w;
4 output reg Q;
5 output reg [1:0]c;
6 reg [1:0]Y;
7 parameter b=2'b00, B=2'b01, C=2'b10, D=2'b11;
8 always @ (w,y)
9 case (Y)
10 A: if (w[1]==0 && w[0]==0)
11 begin
12 Q = 0;
13 Y = A;
14 c = 2'b00;
15 end
16 else if (w[1]==0 && w[0] == 1)
17 begin
18 Q = 0;
19 Y=B;
20 c=2'b00;
21 end
22 else if (w[1]==1 && w[0]==0)
23 begin
24 Q = 0;
25 Y = D;
26 c = 2'b00;
27 end
28 endcase
29 endmodule
```

Quartus II

Full Compilation was successful (17 warnings)

OK

Task List

Task	Time
Complete Design	00:00:05
Analysis & Synthesis	00:00:01
Filter (Place & Route)	00:00:01
Assembler (Generate programming file)	00:00:01
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

System [R] Processing [P5] Info [I5] Warning [W10] Critical Warning [C] Error [E] Suppressed [S] Flag [F]

Message: 0 of 99

For Help, press F1

Quartus II - C:/Users/mubah/Desktop/CS640/quartus/assignment28/assignment28 - assignment28 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

assignment28.v

Compilation Report - Flow Summary

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow CS Summary

Flow Log

Analysis & Synthesis

Filter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Status: Successful - Mon Apr 04 10:54:04 2022

Quartus II Version: 8.1 Build 163 10/28/2008 SJ Web Edition

Revision Name: assignment28

Top-level Entity Name: assignment28

Family: FLEX10K

Met timing requirements: Yes

Total logic elements: 0 / 1,728 (0 %)

Total pins: 7 / 102 (7 %)

Total memory bits: 0 / 24,576 (0 %)

Total PLAs: 0

Device: EPF10K10C10-144

Timing Models: Real

Task List

Task	Time
Complete Design	00:00:05
Analysis & Synthesis	00:00:01
Filter (Place & Route)	00:00:01
Assembler (Generate programming file)	00:00:01
Classic Timing Analysis	00:00:01
EDA Netlist Writer	00:00:01
Program Device (Open Programmer)	

System [R] Processing [P5] Info [I5] Warning [W10] Critical Warning [C] Error [E] Suppressed [S] Flag [F]

Message: 0 of 99

For Help, press F1

