Normally, instructions that perform data transfer with internal RAM are used the most. However, auto-incrementation by 1 (or auto-decrementation by 1) of internal HD44780U RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction (Table 11) can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

When an instruction is being executed for internal operation, no instruction other than the busy flag/address read instruction can be executed.

Because the busy flag is set to 1 while an instruction is being executed, check it to make sure it is 0 before sending another instruction from the MPU.

Note: Be sure the HD44780U is not in the busy state (BF = 0) before sending an instruction from the MPU to the HD44780U. If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction will take much longer than the instruction time itself. Refer to Table 6 for the list of each instruction execution time.

Table 6 Instructions

	Code											Execution Time (max) (when f _{cp} or
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	f _{osc} is 270 kHz)
Clear display	0	0	0	0	0	0	0	0	0	1	Clears entire display and sets DDRAM address 0 in address counter.	
Return home	0	0	0	0	0	0	0	0	1	_	Sets DDRAM address 0 in address counter. Also returns display from being shifted to original position. DDRAM contents remain unchanged.	1.52 ms
Entry mode set	0	0	0	0	0	0	0	1	I/D	S	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	37 μs
Display on/off control	0	0	0	0	0	0	1	D	С	В	Sets entire display (D) on/off, cursor on/off (C), and blinking of cursor position character (B).	37 μs
Cursor or display shift	0	0	0	0	0	1	S/C	R/L	_	_	Moves cursor and shifts display without changing DDRAM contents.	37 μs
Function set	0	0	0	0	1	DL	N	F	_	_	Sets interface data length (DL), number of display lines (N), and character font (F).	37 µs
Set CGRAM address	0	0	0	1	ACG	ACG	ACG	ACG	ACG	ACG	Sets CGRAM address. CGRAM data is sent and received after this setting.	37 µs
Set DDRAM address	0	0	1	ADD	Sets DDRAM address. DDRAM data is sent and received after this setting.	37 µs						
Read busy flag & address	0	1	BF	AC	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.	0 μs						

HD44780U

Table 6 Instructions (cont)

	Code									Execution Time (max) (when f _{cp} or			
Instruction	RS	R/W	DB7 DE	B6 D	B5	DB4	DB3	DB2	DB1	DB0	Descripti	on	f _{osc} is 270 kHz)
Write data to CG or DDRAM	1	0	Write da	ata							Writes da CGRAM.	ta into DDRAM or	37 μs t _{ADD} = 4 μs*
Read data from CG or DDRAM	1	1	Read data							Reads data from DDRAM or CGRAM.		37 μs t _{ADD} = 4 μs*	
	S/C R/L	= 1: = 0: = 1: = 0: = 1: = 1: = 1:	Increme Decreme Accomp Display Cursor r Shift to t Shift to t 8 bits, D 2 lines, I 5 × 10 d Internall Instruction	ent vanies shift move the rig the le OL = O N = O lots, F	ght ft): 4 t): 1 li = = 0	oits ine : 5× g	8 dots	3			ACG: ADD: (corr addi AC: Add both	Display data RAM Character generator RAM CGRAM address DDRAM address responds to cursor ress) ress counter used for DD and CGRAM	Execution time changes when frequency changes Example: When f_{cp} or f_{OSC} is 250 kHz, $37 \mu s \times \frac{270}{250} = 40 \mu s$

Note: — indicates no effect.

* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address counter is incremented or decremented by 1. The RAM address counter is updated after the busy flag turns off. In Figure 10, t_{ADD} is the time elapsed after the busy flag turns off until the address counter is updated.




Figure 10 Address Counter Update

HD44780U

Initializing by Instruction

If the power supply conditions for correctly operating the internal reset circuit are not met, initialization by instructions becomes necessary.

Refer to Figures 25 and 26 for the procedures on 8-bit and 4-bit initializations, respectively.




Figure 25 8-Bit Interface

Timing Characteristics




Figure 27 Write Operation




Figure 28 Read Operation