


Q.1 Construct Truth Table $F(A,B,C)$



MUX Input:

	connected to
I_0	D_0
I_1	D_1
I_2	$\text{NOT}(D_2)$
I_3	D_3


A	B	C	Decoder Output	S_1	S_0	MUX select	MUX inputs used	F
0	0	0	$D_0 = 1$	0	0	00	$D_0 = 1$	1
0	0	1	$D_1 = 1$	0	0	00	$D_0 = 0$	0
0	1	0	$D_2 = 1$	0	0	00	$D_0 = 0$	0
0	1	1	$D_3 = 1$	0	0	00	$D_0 = 0$	0
1	0	0	$D_4 = 1$	1	0	10	$\text{NOT}(D_2) = 1$ $D_0 = 0$	1
1	0	1	$D_5 = 1$	1	0	10	$\text{NOT}(D_2) = 1$	1
1	1	0	$D_6 = 1$	0	1	01	$D_0 = 0$ $D_1 = 0$	0
1	1	1	$D_7 = 1$	0	1	01	$D_1 = 0$	0

Ans $A B C$
 $1 0 1$

$$\rightarrow D_5 = 1 \Rightarrow S_1 = D_4 + D_5 = 1, S_0 = 0$$


$$\rightarrow \text{MUX select } 10 \rightarrow I_2 = \text{NOT}(D_2) = \text{NOT}(0) = 1$$

Q2 Construct Truth Table $F(A, B, C, D)$



A	B	C	D	O_0	O_1	O_2	O_3	mux selection C D		F
0	0	0	0	1	0	0	0	0	0	1
0	0	0	1	1	0	0	0	0	1	0
0	0	1	0	1	0	0	0	1	0	0
0	0	1	1	1	0	0	0	1	1	0
0	1	0	0	0	1	0	0	0	0	0
0	1	0	1	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0	1	0	0
0	1	1	1	0	1	0	0	1	1	0
1	0	0	0	0	0	1	0	0	0	0
1	0	0	1	0	0	1	0	0	1	0
1	0	1	0	0	0	1	0	1	0	1
1	0	1	1	0	0	1	0	1	1	0
1	1	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	1	0	1	0
1	1	1	0	0	0	0	1	1	0	0
1	1	1	1	0	0	0	1	1	1	1


Q7 Design a 16x1 MUX with active low enable using dual 4x1 MUX's with active low enables & 2x1 MUX with low enable. Use minimum extra logic to design the required MUX.




S_1	S_2	S_3	F
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

a) + b)

Design



(c) 5x32



Q5 Design a circuit using 4×1 MUX, that accepts 3-bit as input & generates a 6-bit binary number as output that is equal to square of input number. Use minimum

or 4x1 max 3-bit (6-bit)

X	A	B	C	X^2	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	1
2	0	1	0	4	0	0	0	1	0	0
3	0	1	1	9	0	0	1	0	0	1
4	1	0	0	16	0	1	0	0	0	0
5	1	0	1	25	0	1	1	0	0	1
6	1	1	0	36	1	0	0	1	0	0
7	1	1	1	49	1	1	0	0	0	1

A and B are selections:

BA	00	01	10	11
C	0	0	0	0
1	1	1	1	1

$D_0 = C$

BA	00	01	10	11
C	0	0	0	0
1	0	1	1	0

$D_3 = C$

BA	00	01	10	11
C	0	0	0	0
1	0	0	0	0

$D_1 = 0$

BA	00	01	10	11
C	0	0	1	0
1	0	0	1	1

$D_4 = \bar{A}B = B\bar{A}$

BA	00	01	10	11
C	0	1	0	1
1	0	0	0	0


$D_2 = \bar{B}A + B\bar{A}$

BA	00	01	10	11
C	0	0	0	1
1	0	0	0	1

$D_5 = BA$


\Rightarrow Note : Circuit on end page

Q3



Q5

Design



Q4

Construct 4-to-1 line MUX fixing variable A & D selection

input → output

$$F(A, B, C, D) = \sum_m(2, 4, 6, 9, 10, 11, 15)$$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

A	D	B	C	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1

$$I_0 = \bar{B}C + B\bar{C} + BC$$

A	D	B	C	F
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0

$$I_1 = 0$$

A	D	B	C	F
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0

$$I_2 = \bar{B}C$$

A	D	B	C	F
1	1	0	0	1
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1

$$I_3 = \bar{B}\bar{C} + \bar{B}C + BC$$

$$= \bar{B} + BC$$


$$= \bar{B}(1+C) + C$$

$$= \bar{B} + \bar{B}C + C$$

$$= \bar{B} + C(\bar{B} + 1)$$

$$I_3 = \bar{B} + C$$

$$\begin{aligned} I_0 &= \bar{B}C + B\bar{C} + BC \\ &= \bar{B}C + B(\bar{C} + C) \\ &= \bar{B}C + B \\ &= \bar{B}C + B(1+C) \\ &= \bar{B}C + B + BC \\ &= C(\bar{B} + B) + B \\ &= C + B \end{aligned}$$



Q8 Design logic circuit that performs the following operations on A (3-bit number) according to status of selection bit S .

S	operation	F (output)
0	Increment	$A+1$
1	Tripler	$3 \times A$

S	A_0	A_1	A_2	D_0	D_1	D_2	D_3	D_4	D_5
0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	0	0	0	1	0
0	0	1	0	0	0	0	0	1	1
0	0	1	1	0	0	0	1	0	0
0	1	0	0	0	0	0	1	0	1
0	1	0	1	0	0	0	1	1	0
0	1	1	0	0	0	0	1	1	1
0	1	1	1	0	1	0	0	0	0
1	0	0	0	0	1	1	0	0	0
1	0	0	1	0	1	1	0	1	1
1	0	1	0	0	1	1	1	1	0
1	0	1	1	1	0	0	0	0	1
1	1	0	0	1	0	0	1	0	0
1	1	0	1	1	0	0	1	1	1
1	1	1	0	1	0	1	0	1	0
1	1	1	1	1	0	1	1	0	1

For Do:

$$00: 0$$

$$01: 0$$

$$10: A_1 A_2$$

$$11: \bar{A}_1 \bar{A}_2 + \bar{A}_1 A_2 + A_1 \bar{A}_2 + A_1 A_2$$

$$\bar{A}_1 + A_1 = 1$$

For D1:

$$00: 0$$

$$01: A_1 A_2$$

$$10: \bar{A}_1 \bar{A}_2 + \bar{A}_1 A_2 + A_1 \bar{A}_2$$

$$\bar{A}_1 + A_1 \bar{A}_2$$

$$\bar{A}_1 + \bar{A}_1 \bar{A}_2 + A_1 \bar{A}_2$$

$$\bar{A}_1 + \bar{A}_2$$

$$11: 0$$

For D2:

$$00: 0$$

$$01: 0$$

$$10: \bar{A}_1 \bar{A}_2 + \bar{A}_1 A_2 + A_1 \bar{A}_2$$

$$\bar{A}_1 + \bar{A}_2$$

$$11: A_1 \bar{A}_2 + A_1 A_2 = A_1$$

For D3:

$$00: A_1 A_2$$

$$01: \bar{A}_1 + \bar{A}_2$$

$$10: A_1 \bar{A}_2$$

$$11: \bar{A}_1 \bar{A}_2 + \bar{A}_1 A_2 + A_1 A_2$$

$$\bar{A}_1 + A_1 A_2$$

$$\bar{A}_1 + \bar{A}_1 A_2 + A_1 A_2$$

$$\bar{A}_1 + A_2$$

For D4:

$$00: \bar{A}_1 A_2 + A_1 \bar{A}_2$$

$$01: \bar{A}_1 A_2 + A_1 \bar{A}_2$$

$$10: \bar{A}_1 A_2 + A_1 \bar{A}_2$$

$$11: \bar{A}_1 A_2 + A_1 \bar{A}_2$$

For D5:

$$00: \bar{A}_1 \bar{A}_2 + A_1 \bar{A}_2 = \bar{A}_2$$

$$01: \bar{A}_1 \bar{A}_2 + A_1 \bar{A}_2 = \bar{A}_2$$

$$10: \bar{A}_1 A_2 + A_1 A_2 = A_2$$

$$11: \bar{A}_1 A_2 + A_1 A_2 = A_2$$

