

National University of Computer and Emerging Sciences, Lahore Campus


	Course Name:	μP Interfacing and Programming	Course Code:	EE3002
	Program:	Electrical Engineering	Semester:	Fall 2023
	Duration:	60 Minutes	Total Marks:	30
	Exam Date:	8th November 2023	Weight:	15
	Section:	BEE-5A	Page(s):	
	Exam Type:	Sessional-II		

Student Name: _____ **Roll No.** _____ **Section:** _____

- Instruction/Notes:**
1. CLO2&3 are covered in this paper
 2. Solve the paper in the space provided. Pg 6 is for rough work.
 3. If need arises, make valid assumptions and clearly mention it with your answer

Question 1 [CLO2, 15 marks]

Consider the code written for PIC16F877 running at 4MHz. Circuit diagram is also shown below. Answer the following questions.

<pre> BANKSEL TRISD BCF TRISD, 0 BANKSEL PORTD START: BSF PORTD, 0 CALL DELAY BCF PORTD, 0 CALL DELAY GOTO START DELAY MOVLW D'240' MOVWF TEMP1 LOOP: DECFSZ TEMP1, 1 GOTO LOOP RETURN </pre>	 <p>The diagram shows the pin configuration for a PIC16F877 microcontroller. The pins are numbered 13 to 19 on the left and 33 to 30 on the right. The pins and their functions are as follows:</p> <table border="1"> <thead> <tr> <th>Pin Number</th> <th>Function</th> <th>Pin Number</th> <th>Function</th> </tr> </thead> <tbody> <tr><td>13</td><td>OSC1/CLKIN</td><td>33</td><td>RB0/INT</td></tr> <tr><td>14</td><td>OSC2/CLKOUT</td><td>34</td><td>RB1</td></tr> <tr><td>1</td><td>MCLR/Vpp/THV</td><td>35</td><td>RB2</td></tr> <tr><td>2</td><td>RA0/AN0</td><td>36</td><td>RB3/PGM</td></tr> <tr><td>3</td><td>RA1/AN1</td><td>37</td><td>RB4</td></tr> <tr><td>4</td><td>RA2/AN2/VREF-</td><td>38</td><td>RB5</td></tr> <tr><td>5</td><td>RA3/AN3/VREF+</td><td>39</td><td>RB6/PGC</td></tr> <tr><td>6</td><td>RA4/T0CKI</td><td>40</td><td>RB7/PGD</td></tr> <tr><td>7</td><td>RA5/AN4/SS</td><td>15</td><td>RC0/T1OSO/T1CKI</td></tr> <tr><td>8</td><td>RE0/AN5/RD</td><td>16</td><td>RC1/T1OSI/CCP2</td></tr> <tr><td>9</td><td>RE1/AN6/WR</td><td>17</td><td>RC2/CCP1</td></tr> <tr><td>10</td><td>RE2/AN7/CS</td><td>18</td><td>RC3/SCK/SCL</td></tr> <tr><td></td><td></td><td>23</td><td>RC4/SDI/SDA</td></tr> <tr><td></td><td></td><td>24</td><td>RC5/SDO</td></tr> <tr><td></td><td></td><td>25</td><td>RC6/TX/CK</td></tr> <tr><td></td><td></td><td>26</td><td>RC7/RX/DT</td></tr> <tr><td></td><td></td><td>19</td><td>RD0/PSP0</td></tr> <tr><td></td><td></td><td>20</td><td>RD1/PSP1</td></tr> <tr><td></td><td></td><td>21</td><td>RD2/PSP2</td></tr> <tr><td></td><td></td><td>22</td><td>RD3/PSP3</td></tr> <tr><td></td><td></td><td>27</td><td>RD4/PSP4</td></tr> <tr><td></td><td></td><td>28</td><td>RD5/PSP5</td></tr> <tr><td></td><td></td><td>29</td><td>RD6/PSP6</td></tr> <tr><td></td><td></td><td>30</td><td>RD7/PSP7</td></tr> </tbody> </table> <p>Below the pin diagram, there is a circuit diagram showing a resistor connected between pin 19 (RD0/PSP0) and ground, and a diode connected from pin 19 to V_{DD}.</p>	Pin Number	Function	Pin Number	Function	13	OSC1/CLKIN	33	RB0/INT	14	OSC2/CLKOUT	34	RB1	1	MCLR/Vpp/THV	35	RB2	2	RA0/AN0	36	RB3/PGM	3	RA1/AN1	37	RB4	4	RA2/AN2/VREF-	38	RB5	5	RA3/AN3/VREF+	39	RB6/PGC	6	RA4/T0CKI	40	RB7/PGD	7	RA5/AN4/SS	15	RC0/T1OSO/T1CKI	8	RE0/AN5/RD	16	RC1/T1OSI/CCP2	9	RE1/AN6/WR	17	RC2/CCP1	10	RE2/AN7/CS	18	RC3/SCK/SCL			23	RC4/SDI/SDA			24	RC5/SDO			25	RC6/TX/CK			26	RC7/RX/DT			19	RD0/PSP0			20	RD1/PSP1			21	RD2/PSP2			22	RD3/PSP3			27	RD4/PSP4			28	RD5/PSP5			29	RD6/PSP6			30	RD7/PSP7
Pin Number	Function	Pin Number	Function																																																																																																		
13	OSC1/CLKIN	33	RB0/INT																																																																																																		
14	OSC2/CLKOUT	34	RB1																																																																																																		
1	MCLR/Vpp/THV	35	RB2																																																																																																		
2	RA0/AN0	36	RB3/PGM																																																																																																		
3	RA1/AN1	37	RB4																																																																																																		
4	RA2/AN2/VREF-	38	RB5																																																																																																		
5	RA3/AN3/VREF+	39	RB6/PGC																																																																																																		
6	RA4/T0CKI	40	RB7/PGD																																																																																																		
7	RA5/AN4/SS	15	RC0/T1OSO/T1CKI																																																																																																		
8	RE0/AN5/RD	16	RC1/T1OSI/CCP2																																																																																																		
9	RE1/AN6/WR	17	RC2/CCP1																																																																																																		
10	RE2/AN7/CS	18	RC3/SCK/SCL																																																																																																		
		23	RC4/SDI/SDA																																																																																																		
		24	RC5/SDO																																																																																																		
		25	RC6/TX/CK																																																																																																		
		26	RC7/RX/DT																																																																																																		
		19	RD0/PSP0																																																																																																		
		20	RD1/PSP1																																																																																																		
		21	RD2/PSP2																																																																																																		
		22	RD3/PSP3																																																																																																		
		27	RD4/PSP4																																																																																																		
		28	RD5/PSP5																																																																																																		
		29	RD6/PSP6																																																																																																		
		30	RD7/PSP7																																																																																																		

- A. Explain the purpose of this statement in above code **BCF TRISD, 0 [2 Marks]**

B. Estimate time consumed (in **usec**) by the delay routine and determine the output of the given code? [7 Marks]

C. We need to connect a mechanical switch in the same circuit. Explain the problem associated with using a switch and how would you solve it [6 Marks]

Question 2 [CLO3, 15 marks]

- A. **Determine** the maximum delay that can be generated by Timer0 if PIC16F877 is working with 20MHz oscillator, and pre-scaler value 4 is used. **[6 Marks]**

- B. **Compute** the value of OPTION_REG for this setting in binary format. **[2 Marks]**

- C. **Demonstrate** by writing a piece of assembly code to check whether the timer has exhausted its counting? **[2 Marks]**

D. Determine whether the setting (mentioned in part a) be used to generate 0.1ms delay? [5 Marks]

REGISTER 5-1: OPTION_REG REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

bit 7

bit 0

bit 7 **RBPU**

bit 6 **INTEDG**

bit 5 **T0CS:** TMR0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 **T0SE:** TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on T0CKI pin

0 = Increment on low-to-high transition on T0CKI pin

bit 3 **PSA:** Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 **PS2:PS0:** Prescaler Rate Select bits

Bit Value TMR0 Rate WDT Rate

000	1 : 2	1 : 1
001	1 : 4	1 : 2
010	1 : 8	1 : 4
011	1 : 16	1 : 8
100	1 : 32	1 : 16
101	1 : 64	1 : 32
110	1 : 128	1 : 64
111	1 : 256	1 : 128

PIC16F87X

TABLE 13-2: PIC16F87X INSTRUCTION SET

Mnemonic, Operands	Description	Cycles	14-Bit Opcode				Status Affected	Notes
			MSb	Lsb				
BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	ffff	ffff	C,DC,Z
ANDWF	f, d	AND W with f	1	00	0101	ffff	ffff	Z
CLRF	f	Clear f	1	00	0001	ffff	ffff	Z
CLRW	-	Clear W	1	00	0001	xxxx	xxxx	Z
COMF	f, d	Complement f	1	00	1001	ffff	ffff	Z
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	ffff	ffff	Z
INCF	f, d	Increment f	1	00	1010	ffff	ffff	Z
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	ffff	ffff	Z
IORWF	f, d	Inclusive OR W with f	1	00	0100	ffff	ffff	Z
MOVF	f, d	Move f	1	00	1000	ffff	ffff	Z
MOVWF	f	Move W to f	1	00	0000	ffff	ffff	Z
NOP	-	No Operation	1	00	0000	0xx0	0000	
RLF	f, d	Rotate Left f through Carry	1	00	1101	ffff	ffff	C
RRF	f, d	Rotate Right f through Carry	1	00	1100	ffff	ffff	C
SUBWF	f, d	Subtract W from f	1	00	0010	ffff	ffff	C,DC,Z
SWAPF	f, d	Swap nibbles in f	1	00	1110	ffff	ffff	Z
XORWF	f, d	Exclusive OR W with f	1	00	0110	ffff	ffff	Z
BIT-ORIENTED FILE REGISTER OPERATIONS								
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff	Z
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff	Z
BTFSZ	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff	Z
BTFSZ	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff	Z
LITERAL AND CONTROL OPERATIONS								
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk	
CLRWD	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk	
RETFIE	-	Return from interrupt	2	00	0000	0000	1001	
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk	
RETURN	-	Return from Subroutine	2	00	0000	0000	1000	TO,PD
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

Space for Rough Work
