National University of Computer and Emerging Sciences

Lahore Campus

Digital Logic Design

(EE1005)

Date: 27th May, 2025 Course Instructor(s)

Ms. Tamania Javaid Mr. Ahmad Hamza

Roll No

Section

Final Exam

Total Time (Hrs):

120 **Total Marks:**

0086

Total Questions:

Student Signature

- Attempt all the questions.
- Show complete working of each question.
- Multiple solutions of the same question will carry zero credit.
- State your valid assumptions clearly if you have to take any.

CLO #2: Apply Boolean Algebra and K-map methods to optimize logic circuits

[20 marks] Q1:

a. Use K-Map method to minimize the following function in Sum of Product form

 $F(W,X,Y,Z) = \Sigma m(0, 2, 4, 5, 8, 14, 15), d(W,X,Y,Z) = \Sigma m(7, 10, 13)$

b. Implement two Input XNOR gate using two input NOR Gates only and apply gate reduction to reduce the circuit.

CLQ #3: Design combinational circuits using functional blocks

[20 marks] Q2:

Design a combinational circuit with two data inputs A and B (each of two bits) i.e. A= A1 A0 and B=B1 B0 and two selection inputs, S1, S0. The system should implement the following functions based on selection inputs

S1	SO	Operation	
0	0	F=0	•
0	1	$F = \begin{cases} 1, \\ 0, \end{cases}$	if (A + B) < 2 Otherwise
1	0	$F = \begin{cases} 1, \\ 0, \end{cases}$	if total number of 1s in both A and B are odd Otherwise
1	1	F=1	

Spring 2025

Department of Electrical Engineering

Page 1 of 4



National University of Computer and Emerging Sciences Lahore Campus

- a. Construct the truth table of the functions and use decoders of appropriate size (if required) to implement the functions.
- b. Then use a Multiplexer to generate the output. Construct a complete circuit diagram.

Use of at least two Decoders and one Multiplexer is mandatory in your design

Available resources are:


- Decoders and Multiplexers of all sizes
- Two, three and four input AND, OR, NAND and NOR gates
- 2 input XOR and XNOR gates
- NOT gates

CLO #4: Analyze elements of sequential circuits

Q3:

Analyze the logic circuit given below


[20 marks]



- a. Find the Boolean expression for J0, K0, J1, and K1
- b. Construct the state table and state diagram.
- c. State if it is a Mealy of Moore Model circuit.

CLO #4: Analyze elements of sequential circuits


Q4: [20 marks] Circuit diagram of a new type of latch called KG latch is shown in the figure below.



Analyze the circuit and fill-in the Next State Column of the function table of KG Latch. Identify if it is set, reset, hold or undefined (if applicable) state. Derive the expression Q(t+1) as a function of Q(t), K, and G.


Latch Inpu	1	Next State Q(t+1)
К	G	
0	0	
0	1	aparters a comment
1	0	
1	1	

b. Analyze the circuit to generate the timing diagram of the circuit. Assume all flip-flops have zero initial value. Show the contents of Q_0 , Q_1 and Q_2 for at least 6 clock cycles in the given timing diagram.



National University of Computer and Emerging Sciences Lahore Campus






CLO #5: Design of sequential circuits for various applications

[20 marks]

Design a sequential circuit using D Flip flop that implements the following state diagram.



- a. Construct the state table. Take unused states as don't care.
- b. Find the expressions for flip-flop inputs and construct the logic circuit.
- c. Construct the state diagram corresponding to your circuit including the unused states.

CLO #5: Design of sequential circuits for various applications

Q6: [20 marks]

Design a synchronous binary arbitrary counter with an input R that follows the sequence given below

- i. $2 \rightarrow 4 \rightarrow 6 \rightarrow 0 \rightarrow 7$ and repeat when R = 0
- ii. $0 \rightarrow 2 \rightarrow 6 \rightarrow 4 \rightarrow 7$ and repeat when R = 1
 - a) Construct the state diagram and state table.
 - b) Construct the logic diagram of your design using T- flip flops and logic gates of your choice.

Spring 2025

Q5:

Department of Electrical Engineering

Page 4 of 4

