


YouTube has managed to stop its algorithm serving extreme videos



“YouTube’s recommendation algorithm no longer inadvertently sends people down a rabbit hole of extreme political content, researchers have found. Following changes to the algorithm in 2019, individual choice plays a larger role in whether people are exposed to such material.”

<https://www.newscientist.com/article/2419033-youtube-has-managed-to-stop-its-algorithm-serving-up-extreme-videos/>



UC Berkeley
Teaching Professor
Lisa Yan

CS61C

Great Ideas
in
Computer Architecture
(a.k.a. Machine Structures)



UC Berkeley
Lecturer
Justin Yokota

RISC-V Single-Cycle Control




Plan for Today

- Datapath Control
 - What are the various pieces of control logic necessary for different instruction types?
- Instruction Timing
 - How do we use the delay in each stage of the datapath to compute the maximum clock frequency?
- Control Logic Design
 - What does the actual implementation of control logic look like (ROM)?


Datapath Control

- We have designed a complete datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - We still need to design it


Our Single-Core Processor



Single-Cycle RV32I Datapath and Control




Example: `sw reg, offset(regbaseptr)`





Instruction Timing



Example: add rd, reg1, reg2






add Execution

e.g.,
add x1, x2, x3




Example: add timing




$$\begin{aligned} \text{Critical path} &= t_{\text{clk-q}} + \max \{ t_{\text{Add}} + t_{\text{mux}}, t_{\text{IMEM}} + t_{\text{Reg}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{mux}} \} + t_{\text{setup}} \\ &= t_{\text{clk-q}} + t_{\text{IMEM}} + t_{\text{Reg}} + t_{\text{mux}} + t_{\text{ALU}} + t_{\text{mux}} + t_{\text{setup}} \end{aligned}$$

Example: lw reg, offset(regbaseptr)



Critical path = $t_{clk-q} + \max \{ t_{Add} + t_{mux}, t_{IMEM} + t_{Imm} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux}, t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux} \} + t_{setup}$

Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	X	X	X		X	600ps
beq	X	X	X			500ps
jal	X	X	X			500ps
lw	X	X	X	X	X	800ps
sw	X	X	X	X		700ps

- Maximum clock frequency
 - $f_{\max} = 1/800\text{ps} = 1.25 \text{ GHz}$
- Most blocks idle most of the time
 - E.g. $f_{\max, \text{ALU}} = 1/200\text{ps} = 5 \text{ GHz!}$



A look into Jedi's Computer...

System Information

File Edit View Help

System Summary

- Hardware Resources
- Components
- Software Environment

Item	Value
OS Name	Microsoft Windows 10 Home
Version	10.0.19045 Build 19045
Other OS Description	Not Available
OS Manufacturer	Microsoft Corporation
System Name	[REDACTED]
System Manufacturer	LENOVO
System Model	20FNCTO1WW
System Type	x64-based PC
System SKU	LENOVO_MT_20FN_BU_Think_FM_ThinkPad T460
Processor	Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz, 2496 ...
BIOS Version/Date	LENOVO R06ET69W (1.43), 1/8/2020
SMBIOS Version	2.8
Embedded Controll...	1.11
BIOS Mode	UEFI
BaseBoard Manufact...	LENOVO
BaseBoard Product	20FNCTO1WW
BaseBoard Version	SDK0J40709 WIN
Platform Role	Mobile
Secure Boot State	On
PCR7 Configuration	Elevation Required to View
Windows Directory	C:\WINDOWS
System Directory	C:\WINDOWS\system32

Find what:

☐ Search selected category only ☐ Search category names only

Find Close Find

Control Logic Design

Control Logic Truth Table

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	I	*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	I	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	B	*	PC	Imm	Add	Read	0	*
beq	1	*	ALU	B	*	PC	Imm	Add	Read	0	*
bne	0	*	ALU	B	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	B	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	B	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	B	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	I	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU

Control Realization Options

- ROM
 - “Read-Only Memory”
 - Regular structure
 - Can be easily reprogrammed
 - fix errors
 - add instructions
 - Popular when designing control logic manually
- Combinatorial Logic
 - Today, chip designers use logic synthesis tools to convert truth tables to networks of gates



RV32I, A Nine-Bit ISA!

Imm[31:12]				rd	0110111	LUI	
Imm[31:12]				rd	0010111	AUIPC	
Imm[20:10:11 19:12]				rd	1101111	JAL	
Imm[11:0]				rd	1100111	JALR	
Imm[12:10:5]	rs2	rs1	000	Imm[4:1 11]	1100011	BEQ	
Imm[12:10:5]	rs2	rs1	001	Imm[4:1 11]	1100011	BNE	
Imm[12:10:5]	rs2	rs1	100	Imm[4:1 11]	1100011	BLT	
Imm[12:10:5]	rs2	rs1	101	Imm[4:1 11]	1100011	BGE	
Imm[12:10:5]	rs2	rs1	110	Imm[4:1 11]	1100011	BLTU	
Imm[12:10:5]	rs2	rs1	111	Imm[4:1 11]	1100011	BGEU	
Imm[11:0]				rd	0000011	LB	
Imm[11:0]				rs1	0001	LH	
Imm[11:0]				rs1	010	LW	
Imm[11:0]				rs1	100	LBU	
Imm[11:0]				rs1	101	LHU	
Imm[11:5]	rs2	rs1	000	Imm[4:0]	0100011	SB	
Imm[11:5]	rs2	rs1	001	Imm[4:0]	0100011	SH	
Imm[11:5]	rs2	rs1	010	Imm[4:0]	0100011	SW	
Imm[11:0]				rs1	000	ADDI	
Imm[11:0]				rs1	010	SLTI	
Imm[11:0]				rs1	011	SLTIU	
Imm[11:0]				rs1	100	XORI	
Imm[11:0]				rs1	110	ORI	
Imm[11:0]				rs1	111	ANDI	
0000000	shamt	rs1	001	rd	0010011	SLI	
0000000	shamt	rs1	101	rd	0010011	SRLI	
0100000	shamt	rs1	101	rd	0010011	SRAI	
0000000	rs2	rs1	000	rd	0110011	ADD	
0100000	rs2	rs1	000	rd	0110011	SUB	
0000000	rs2	rs1	001	rd	0110011	SLI	
0000000	rs2	rs1	010	rd	0110011	SLT	
0000000	rs2	rs1	011	rd	0110011	SLTU	
0000000	rs2	rs1	100	rd	0110011	XOR	
0000000	rs2	rs1	101	rd	0110011	SRL	
0100000	rs2	rs1	101	rd	0110011	SRA	
0000000	rs2	rs1	110	rd	0110011	OR	
0000000	rs2	rs1	111	rd	0110011	AND	
fm	pred	succ	rs1	000	rd	0001111	FENCE
0000000000000			00000	00000	00000	1110011	ECALL
0000000000001			00000	00000	00000	1110011	EBREAK

- Instruction type encoded using only 9 bits:
- `inst[30]`,
`inst[14:12]`,
`inst[6:2]`

`inst[6:2]`

`inst[14:12]`

`inst[30]`

Combinational Logic Control


- Simplest example: **BrUn**

			inst[14:12]				inst[6:2]	
imm[12:10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ		
imm[12:10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE		
imm[12:10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT		
imm[12:10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE		
imm[12:10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU		
imm[12:10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU		


How to decode whether BrUn is 1?

$$\text{BrUn} = \text{inst}[13] \bullet \text{Branch}$$

ROM-based Control



ROM Controller Implementation



Control Logic to Decode add

$inst[30]$			$inst[14:12]$		$inst[6:2]$	
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND

$$add = i[30] \cdot i[14] \cdot i[13] \cdot i[12] \cdot R\text{-type}$$

$$R\text{-type} = i[6] \cdot i[5] \cdot i[4] \cdot i[3] \cdot i[2] \cdot RV32I$$

$$RV32I = i[1] \cdot i[0]$$

**“And In
Conclusion...”
(drum roll)**

Call home, we've made HW/SW contact!

High Level Language
Program (e.g., C)

Compiler

Assembly Language
Program (e.g., RISC-V)

Assembler

Machine Language
Program (RISC-V)

Hardware Architecture Description
(e.g., block diagrams)


Architecture Implementation

Logic Circuit Description
(Circuit Schematic Diagrams)

```
temp =
v[k] =
v[k+1] =
```

```
lw    x3, 0(x10)
lw    x4, 4(x10)
sw    x4, 0(x10)
sw    x3, 4(x10)
```

```
1000 1101 1110 0010 0000 0000 0000
1000 1110 0001 0000 0000 0000 0100
1010 1110 0001 0010 0000 0000 0000
1010 1101 1110 0010 0000 0000 0100
```



“And In conclusion...”

- We have built a processor!
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
 - Critical path changes
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - Implemented as ROM or logic