

YouTube has managed to stop its algorithm serving extreme videos



"YouTube's recommendation algorithm no longer inadvertently sends people down a rabbit hole of extreme political content, researchers have found. Following changes to the algorithm in 2019, individual choice plays a larger role in whether people are exposed to such material."

https://www.newscientist.co m/article/2419033-youtubehas-managed-to-stop-itsalgorithm-serving-upextreme-videos/









UC Berkeley Teaching Professor Lisa Yan

CS61C

Great Ideas
in
Computer Architecture
(a.k.a. Machine Structures)



UC Berkeley Lecturer Justin Yokota

RISC-V Single-Cycle Control







Plan for Today

Datapath Control

What are the various pieces of control logic necessary for different instruction types?

Instruction Timing

How do we use the delay in each stage of the datapath to compute the maximum clock frequency?

Control Logic Design

What does the actual implementation of control logic look like (ROM)?





Datapath Control



Review

We have designed a complete datapath


- Capable of executing all RISC-V instructions in one cycle each
- Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - We still need to design it







Our Single-Core Processor










Single-Cycle RV32I Datapath and Control










Example: sw reg, offset(regbaseptr)










Example: beq reg1, reg2, Label








Instruction Timing



Example: add rd, reg1, reg2










add Execution

e.g., add x1,x2,x3












Example: add timing




Critical path =
$$t_{clk-q}$$
 +max { t_{Add} + t_{mux} , t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} } + t_{setup}
= t_{clk-q} + t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{mux} + t_{setup}







Example: lw reg, offset (regbaseptr)




Critical path = t_{clk-q} +max { t_{Add} + t_{mux} , t_{IMEM} + t_{lmm} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux} , t_{IMEM} + t_{Reg} + t_{mux} + t_{ALU} + t_{DMEM} + t_{mux} }+ t_{setup}







Instruction Timing



IF	ID	EX	MEM	WB	Total
I-MEM	Reg Read	ALU	D-MEM	Reg W	
200 ps	100 ps	200 ps	200 ps	100 ps	800 ps







Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	X	Χ	X		X	600ps
beq	X	Χ	X			500ps
jal	X	Χ	X			500ps
lw	X	Х	X	Х	Х	800ps
sw	X	Х	Х	Х		700ps

Maximum clock frequency

$$f_{max} = 1/800ps = 1.25 GHz$$

Most blocks idle most of the time

• E.g.
$$f_{max,ALU} = 1/200ps = 5 GHz!$$







A look into Jedi's Computer...

System Information				_	×
File Edit View Help					
System Summary	Item	Value			^
⊞ Hardware Resources	OS Name	Microsoft Windows 10 Home			
⊕ Components	Version	Microsoft Windows 10 Home 10.0.19045 Build 19045 S Description Not Available Ufacturer Microsoft Corporation Name Manufacturer LENOVO Model 20FNCTO1WW Type x64-based PC SKU LENOVO_MT_20FN_BU_Think_FM_ThinkPad T460 Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz, 2496 Sion/Date LENOVO R06ET69W (1.43), 1/8/2020 Version 2.8 ed Controll 1.11 Jude UEFI J Manufact LENOVO J OFNCTO1WW J OFNCTO1WW			
⊞ Software Environment	Other OS Description	Not Available			
	OS Manufacturer	Microsoft Corporation			
	System Name				
	System Manufacturer	LENOVO			
	System Model	20FNCTO1WW			
	System Type	x64-based PC			
	System SKU	LENOVO_MT_20FN_BU_Think_FM_ThinkPad T460			
	Processor	Intel(R) Core(TM) i5-6300U CPU @ 2.40GHz, 2496			
	BIOS Version/Date	LENOVO R06ET69W (1.43), 1/8/2020			
	SMBIOS Version	2.8			
	Embedded Controll	1.11			
	BIOS Mode	UEFI			
	BaseBoard Manufact	LENOVO			
	BaseBoard Product	20FNCTO1WW			
	BaseBoard Version	SDK0J40709 WIN			
	Platform Role	Mobile			
	Secure Boot State	On			
	PCR7 Configuration	Elevation Required to View			
	Windows Directory	C:\WINDOWS			
	System Directory	C:\WINDOWS\system32			~
Find what:			Find	Close Find	
\square Search selected category only					





Control Logic Design



Control Logic Truth Table

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4		*	Reg	Imm	Add	Read	1	ALU
lw	*	*	+4	- 1	*	Reg	lmm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	lmm	Add	Write	0	*
beq	0	*	+4	В	*	PC	lmm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	lmm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	lmm	Add	Read	0	*
bne	1	*	+4	В	*	PC	lmm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	lmm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	lmm	Add	Read	0	*
jalr	*	*	ALU	1	*	Reg	lmm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	lmm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	lmm	Add	Read	1	ALU







Control Realization Options

ROM


- "Read-Only Memory"
- Regular structure
- Can be easily reprogrammed
 - fix errors
 - add instructions
- Popular when designing control logic manually
- Combinatorial Logic
 - Today, chip designers use logic synthesis tools to convert truth tables to networks of gates







RV32I, A Nine-Bit ISA!










Combinational Logic Control

Simplest example: BrUn



How to decode whether BrUn is 1?


BrUn = inst[13] • Branch







ROM-based Control










ROM Controller Implementation









Control Logic to Decode add

inst[30]	ins	t[14	:12]	ir	nst[6	2]
000000	shamt	rs1	(001)	rd	0010011	SLLI
00000	shamt	rs1	101	rd	0010011	SRL
01 00000	shamt	rs1	101	rd	0010011	SRA
(O)0000	rs2	rs1	000	rd	0110011	ADD
01 00000	rs2	rs1	000	rd	0110011	SUB
00000	rs2	rs1	001	rd	0110011	SLL
(O)0000	rs2	rs1	010	rd	0110011	SLT
00000	rs2	rs1	011	rd	0110011	SLT
(O)0000	rs2	rs1	100	rd	0110011	XOF
00000	rs2	rs1	101	rd	0110011	SRL
010000	rs2	rs1	101	rd	0110011	SRA
00000	rs2	rs1	110	rd	0110011	OR
000000	rs2	rs1	111	rd	0110011	AND

add =
$$i[30] \cdot i[14] \cdot i[13] \cdot i[12] \cdot R$$
-type

$$R-type = \overline{i[6]} \cdot i[5] \cdot i[4] \cdot \overline{i[3]} \cdot \overline{i[2]} \cdot RV32I$$

$$RV32I = i[1] \cdot i[0]$$





"And In Conclusion..." (drum roll)



Call home, we've made HW/SW contact!

High Level Language Program (e.g., C)

Compiler

Assembly Language Program (e.g., RISC-V)

Assembler

Machine Language Program (RISC-V)

v[k+1]lw lw SW SW 1000 11 1000 11 1010 11

temp v[k] =

Hardware Architecture Description (e.g., block diagrams)

Architecture Implementat

Logic Circuit Description (Circuit Schematic Diagrams)







"And In conclusion..."

- We have built a processor!
 - Capable of executing all RISC-V instructions in one cycle each
 - Not all units (hardware) used by all instructions
 - Critical path changes
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions
 - Implemented as ROM or logic



