





1		2		3		4																																																																																																																																																																									
MLK-CA03-35T/100T(可兼容MA703CORE-35T/100T)		实物图样以用户实际购买实物为准 注意:35T少1个DDR少1个BANK IO																																																																																																																																																																													
A							A																																																																																																																																																																								
B							B																																																																																																																																																																								
<table><thead><tr><th colspan="4">核心板 资源参数</th><th colspan="4">原理图目录</th></tr></thead><tbody><tr><td>FPGA 型号</td><td>XC7A35T-2FFG484I</td><td>XC7A100T-2FFG484I</td><td></td><td>01_TOP.SchDoc</td><td></td><td></td><td></td></tr><tr><td>FPGA构架</td><td>Artix7</td><td>Artix7</td><td></td><td>02_BANK0.SchDoc</td><td></td><td></td><td></td></tr><tr><td>逻辑单元(Logic Cells)</td><td>33280</td><td>101440</td><td></td><td>03_BANK13&14&15.SchDoc</td><td></td><td></td><td></td></tr><tr><td>查找表(LUTs)</td><td>20800</td><td>63400</td><td></td><td>04_BANK16&33&34.SchDoc</td><td></td><td></td><td></td></tr><tr><td>Block RAM(kb)</td><td>1800</td><td>4860</td><td></td><td>05_BANK216.SchDoc</td><td></td><td></td><td></td></tr><tr><td>DSP(DSP slices)</td><td>90</td><td>240</td><td></td><td>06_DDR3X2.SchDoc</td><td></td><td></td><td></td></tr><tr><td>触发器(Flip-flops)</td><td>41600</td><td>126800</td><td></td><td>07_DDR3.SchDoc</td><td></td><td></td><td></td></tr><tr><td>XADC</td><td>12bit*1(和IO BANK 复用)</td><td>12bit*1(和IO BANK 复用)</td><td></td><td>08_POWER.SchDoc</td><td></td><td></td><td></td></tr><tr><td>速度等级</td><td>-2</td><td>-2</td><td></td><td>09_CONNECTOR.SchDoc</td><td></td><td></td><td></td></tr><tr><td>温度等级</td><td>-40°~+85°</td><td>-40°~+85°</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>DDR3L</td><td>256MB单片数据位宽16bits</td><td>512MB两片数据位宽32bits</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>FLASH</td><td>128Mbits</td><td>128Mbits</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>时钟</td><td>50M单端输入时钟</td><td>50M单端输入时钟</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>核心电源</td><td>1.0V@8A</td><td>1.0V@8A</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>引出 PL IO</td><td>138个/69对差分</td><td>172个/86对差分</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>GTP</td><td>1组4对收发器, MAX速率6.5Gbps</td><td>1组4对收发器, MAX速率6.5Gbps</td><td></td><td colspan="4" rowspan="4"><div>米联客MilianKe</div><table><tr><td>TechWeb:</td><td colspan="3">www.milianke.com/www.uisrc.com</td></tr><tr><td>ProjectName:</td><td colspan="3">MLK-CA0120230915.PrjPcb</td></tr><tr><td>Page Title:</td><td>01_TOP.SchDoc</td><td>Rev:</td><td>20230915</td></tr><tr><td>Date:</td><td>*</td><td>*</td><td>Sheet</td></tr></table></td></tr><tr><td>连接器</td><td>FX8-100P-SV92*2 FX8-60P-SV92*1</td><td></td><td></td></tr><tr><td>电源</td><td>DC5V(4.5V~5.3V)</td><td></td><td></td></tr><tr><td>尺寸</td><td>50mm*50mm</td><td></td><td></td></tr></tbody></table>								核心板 资源参数				原理图目录				FPGA 型号	XC7A35T-2FFG484I	XC7A100T-2FFG484I		01_TOP.SchDoc				FPGA构架	Artix7	Artix7		02_BANK0.SchDoc				逻辑单元(Logic Cells)	33280	101440		03_BANK13&14&15.SchDoc				查找表(LUTs)	20800	63400		04_BANK16&33&34.SchDoc				Block RAM(kb)	1800	4860		05_BANK216.SchDoc				DSP(DSP slices)	90	240		06_DDR3X2.SchDoc				触发器(Flip-flops)	41600	126800		07_DDR3.SchDoc				XADC	12bit*1(和IO BANK 复用)	12bit*1(和IO BANK 复用)		08_POWER.SchDoc				速度等级	-2	-2		09_CONNECTOR.SchDoc				温度等级	-40°~+85°	-40°~+85°						DDR3L	256MB单片数据位宽16bits	512MB两片数据位宽32bits						FLASH	128Mbits	128Mbits						时钟	50M单端输入时钟	50M单端输入时钟						核心电源	1.0V@8A	1.0V@8A						引出 PL IO	138个/69对差分	172个/86对差分						GTP	1组4对收发器, MAX速率6.5Gbps	1组4对收发器, MAX速率6.5Gbps		<div>米联客MilianKe</div> <table><tr><td>TechWeb:</td><td colspan="3">www.milianke.com/www.uisrc.com</td></tr><tr><td>ProjectName:</td><td colspan="3">MLK-CA0120230915.PrjPcb</td></tr><tr><td>Page Title:</td><td>01_TOP.SchDoc</td><td>Rev:</td><td>20230915</td></tr><tr><td>Date:</td><td>*</td><td>*</td><td>Sheet</td></tr></table>				TechWeb:	www.milianke.com/www.uisrc.com			ProjectName:	MLK-CA0120230915.PrjPcb			Page Title:	01_TOP.SchDoc	Rev:	20230915	Date:	*	*	Sheet	连接器	FX8-100P-SV92*2 FX8-60P-SV92*1			电源	DC5V(4.5V~5.3V)			尺寸	50mm*50mm			C	C	D	D
核心板 资源参数				原理图目录																																																																																																																																																																											
FPGA 型号	XC7A35T-2FFG484I	XC7A100T-2FFG484I		01_TOP.SchDoc																																																																																																																																																																											
FPGA构架	Artix7	Artix7		02_BANK0.SchDoc																																																																																																																																																																											
逻辑单元(Logic Cells)	33280	101440		03_BANK13&14&15.SchDoc																																																																																																																																																																											
查找表(LUTs)	20800	63400		04_BANK16&33&34.SchDoc																																																																																																																																																																											
Block RAM(kb)	1800	4860		05_BANK216.SchDoc																																																																																																																																																																											
DSP(DSP slices)	90	240		06_DDR3X2.SchDoc																																																																																																																																																																											
触发器(Flip-flops)	41600	126800		07_DDR3.SchDoc																																																																																																																																																																											
XADC	12bit*1(和IO BANK 复用)	12bit*1(和IO BANK 复用)		08_POWER.SchDoc																																																																																																																																																																											
速度等级	-2	-2		09_CONNECTOR.SchDoc																																																																																																																																																																											
温度等级	-40°~+85°	-40°~+85°																																																																																																																																																																													
DDR3L	256MB单片数据位宽16bits	512MB两片数据位宽32bits																																																																																																																																																																													
FLASH	128Mbits	128Mbits																																																																																																																																																																													
时钟	50M单端输入时钟	50M单端输入时钟																																																																																																																																																																													
核心电源	1.0V@8A	1.0V@8A																																																																																																																																																																													
引出 PL IO	138个/69对差分	172个/86对差分																																																																																																																																																																													
GTP	1组4对收发器, MAX速率6.5Gbps	1组4对收发器, MAX速率6.5Gbps		<div>米联客MilianKe</div> <table><tr><td>TechWeb:</td><td colspan="3">www.milianke.com/www.uisrc.com</td></tr><tr><td>ProjectName:</td><td colspan="3">MLK-CA0120230915.PrjPcb</td></tr><tr><td>Page Title:</td><td>01_TOP.SchDoc</td><td>Rev:</td><td>20230915</td></tr><tr><td>Date:</td><td>*</td><td>*</td><td>Sheet</td></tr></table>				TechWeb:	www.milianke.com/www.uisrc.com			ProjectName:	MLK-CA0120230915.PrjPcb			Page Title:	01_TOP.SchDoc	Rev:	20230915	Date:	*	*	Sheet																																																																																																																																																								
TechWeb:	www.milianke.com/www.uisrc.com																																																																																																																																																																														
ProjectName:	MLK-CA0120230915.PrjPcb																																																																																																																																																																														
Page Title:	01_TOP.SchDoc	Rev:	20230915																																																																																																																																																																												
Date:	*	*	Sheet																																																																																																																																																																												
连接器	FX8-100P-SV92*2 FX8-60P-SV92*1																																																																																																																																																																														
电源	DC5V(4.5V~5.3V)																																																																																																																																																																														
尺寸	50mm*50mm																																																																																																																																																																														
1		2		3		4																																																																																																																																																																									



Xilinx JTAG Header



该JTAG建议客户不要直接用于调试，因为核心板的JTAG没有任何保护直接引出



XC7A100t/75t/50t/35t/15t-FGG484

米联客

MilianKe

TechWeb:	www.milianke.com/www.uisrc.com		
ProjectName:	MLK-CA0120230915.PrjPcb		
Page Title:	02_BANK0.SchDoc	Rev:	20230915
Date:	*	*	Sheet

VCC= 3.3V

U1A
XC7A100I/75I-FGG484

Y17	B13_Y17	Y17	IO_0_13
Y16	B13_L1_P	Y16	IO_L1P_T0_13
AA16	B13_L1_N	AA16	IO_L1N_T0_13
AB16	B13_L2_P	AB16	IO_L2P_T0_13
AB17	B13_L2_N	AB17	IO_L2N_T0_13
AA13	B13_L3_P	AA13	IO_L3P_T0_DQS_13
AB13	B13_L3_N	AB13	IO_L3N_T0_DQS_13
AA15	B13_L4_P	AA15	IO_L4P_T0_13
AB15	B13_L4_N	AB15	IO_L4N_T0_13
Y13	B13_L5_P	Y13	IO_L5P_T0_13
AA14	B13_L5_N	AA14	IO_L5N_T0_13
W14	B13_L6_P	W14	IO_L6P_T0_13
Y14	B13_L6_N	Y14	IO_L6N_T0_VREF_13
AB11	B13_L7_P	AB11	IO_L7P_T1_13
AB12	B13_L7_N	AB12	IO_L7N_T1_13
AA9	B13_L8_P	AA9	IO_L8P_T1_13
AB10	B13_L8_N	AB10	IO_L8N_T1_13
AA10	B13_L9_P	AA10	IO_L9P_T1_DQS_13
AA11	B13_L9_N	AA11	IO_L9N_T1_DQS_13
V10	B13_L10_P	V10	IO_L10P_T1_13
W10	B13_L10_N	W10	IO_L10N_T1_13
Y11	B13_L11_P	Y11	IO_L11P_T1_SRCC_13
Y12	B13_L11_N	Y12	IO_L11N_T1_SRCC_13
W11	B13_L12_P	W11	IO_L12P_T1_MRCC_13
W12	B13_L12_N	W12	IO_L12N_T1_MRCC_13
V13	B13_L13_P	V13	IO_L13P_T2_MRCC_13
V14	B13_L13_N	V14	IO_L13N_T2_MRCC_13
U15	B13_L14_P	U15	IO_L14P_T2_SRCC_13
V15	B13_L14_N	V15	IO_L14N_T2_SRCC_13
T14	B13_L15_P	T14	IO_L15P_T2_DQS_13
T15	B13_L15_N	T15	IO_L15N_T2_DQS_13
W15	B13_L16_P	W15	IO_L16P_T2_13
W16	B13_L16_N	W16	IO_L16N_T2_13
T16	B13_L17_P	T16	IO_L17P_T2_13
U16	B13_L17_N	U16	IO_L17N_T2_13

BANK 13

NC FOR 15T/35T/50T

bank 13 wire lenth=957mil

bank 13仅支持100T

VCC= 3.3V

U1B
XC7A100I/75I/50I/35I/15I-FGG484

P20	B14_P20	P20	IO_0_14
P22	FLASH_I00	P22	IO_L1P_T0_D00_MOSI_14
R22	FLASH_I01	R22	IO_L1N_T0_D01_DIN_14
P21	FLASH_I02	P21	IO_L2P_T0_D02_14
R21	FLASH_I03	R21	IO_L2N_T0_D03_14
U22	B14_L3_P	U22	IO_L3P_T0_DQS_PUDC_B_14
V22	B14_L3_N	V22	IO_L3N_T0_DQS_EMCCLK_14
T21	B14_L4_P	T21	IO_L4P_T0_D04_14
U21	B14_L4_N	U21	IO_L4N_T0_D05_14
P19	B14_L5_P	P19	IO_L5P_T0_D06_14
R19	B14_L5_N	R19	IO_L5N_T0_D07_14
T19	FLASH_nCS	T19	IO_L6P_T0_FCS_B_14
T20	B14_T20	T20	IO_L6N_T0_D08_VREF_14
W21	B14_L7_P	W21	IO_L7P_T1_D09_14
W22	B14_L7_N	W22	IO_L7N_T1_D10_14
AA20	B14_L8_P	AA20	IO_L8P_T1_D11_14
AA21	B14_L8_N	AA21	IO_L8N_T1_D12_14
Y21	B14_L9_P	Y21	IO_L9P_T1_DQS_14
Y22	B14_L9_N	Y22	IO_L9N_T1_DQS_D13_14
AB21	B14_L10_P	AB21	IO_L10P_T1_D14_14
AB22	B14_L10_N	AB22	IO_L10N_T1_D15_14
U20	B14_L11_P	U20	IO_L11P_T1_SRCC_14
V20	B14_L11_N	V20	IO_L11N_T1_SRCC_14
W19	B14_L12_P	W19	IO_L12P_T1_MRCC_14
W20	B14_L12_N	W20	IO_L12N_T1_MRCC_14
Y18	B14_L13_P	Y18	IO_L13P_T2_MRCC_14
Y19	B14_L13_N	Y19	IO_L13N_T2_MRCC_14
V18	B14_L14_P	V18	IO_L14P_T2_SRCC_14
V19	B14_L14_N	V19	IO_L14N_T2_SRCC_14
AA19	B14_L15_P	AA19	IO_L15P_T2_DQS_RDWR_B_14
AB20	B14_L15_N	AB20	IO_L15N_T2_DQS_DOUT_CSO_B_14
V17	B14_L16_P	V17	IO_L16P_T2_CSI_B_14
W17	B14_L16_N	W17	IO_L16N_T2_A15_D31_14
AA18	B14_L17_P	AA18	IO_L17P_T2_A14_D30_14
AB18	B14_L17_N	AB18	IO_L17N_T2_A13_D29_14
U17	B14_L18_P	U17	IO_L18P_T2_A12_D28_14
U18	B14_L18_N	U18	IO_L18N_T2_A11_D27_14
P14	B14_L19_P	P14	IO_L19P_T3_A10_D26_14
R14	B14_L19_N	R14	IO_L19N_T3_A09_D25_VREF_14
R18	B14_L20_P	R18	IO_L20P_T3_A08_D24_14
T18	B14_L20_N	T18	IO_L20N_T3_A07_D23_14
N17	B14_L21_P	N17	IO_L21P_T3_DQS_14
P17	B14_L21_N	P17	IO_L21N_T3_DQS_A06_D22_14
P15	B14_L22_P	P15	IO_L22P_T3_A05_D21_14
R16	B14_L22_N	R16	IO_L22N_T3_A04_D20_14
N13	B14_L23_P	N13	IO_L23P_T3_A03_D19_14
N14	B14_L23_N	N14	IO_L23N_T3_A02_D18_14
P16	B14_L24_P	P16	IO_L24P_T3_A01_D17_14
R17	B14_L24_N	R17	IO_L24N_T3_A00_D16_14
N15	B14_N15	N15	IO_25_14

BANK 14

VCC =ADJ1

U1C
XC7A100I/75I/50I/35I/15I-FGG484

J16	B15_J16	J16	IO_0_15
H13	B15_L1_P	H13	IO_L1P_T0_AD0P_15
G13	B15_L1_N	G13	IO_L1N_T0_AD0N_15
G15	B15_L2_P	G15	IO_L2P_T0_AD8P_15
G16	B15_L2_N	G16	IO_L2N_T0_AD8N_15
J14	B15_L3_P	J14	IO_L3P_T0_DQS_AD1P_15
H14	B15_L3_N	H14	IO_L3N_T0_DQS_AD1N_15
G17	B15_L4_P	G17	IO_L4P_T0_15
G18	B15_L4_N	G18	IO_L4N_T0_15
J15	B15_L5_P	J15	IO_L5P_T0_AD9P_15
H15	B15_L5_N	H15	IO_L5N_T0_AD9N_15
H17	B15_L6_P	H17	IO_L6P_T0_15
H18	B15_L6_N	H18	IO_L6N_T0_VREF_15
J22	B15_L7_P	J22	IO_L7P_T1_AD2P_15
H22	B15_L7_N	H22	IO_L7N_T1_AD2N_15
H20	B15_L8_P	H20	IO_L8P_T1_AD10P_15
G20	B15_L8_N	G20	IO_L8N_T1_AD10N_15
K21	B15_L9_P	K21	IO_L9P_T1_DQS_AD3P_15
K22	B15_L9_N	K22	IO_L9N_T1_DQS_AD3N_15
M21	B15_L10_P	M21	IO_L10P_T1_AD11P_15
L21	B15_L10_N	L21	IO_L10N_T1_AD11N_15
J20	B15_L11_P	J20	IO_L11P_T1_SRCC_15
J21	B15_L11_N	J21	IO_L11N_T1_SRCC_15
J19	B15_L12_P	J19	IO_L12P_T1_MRCC_15
H19	B15_L12_N	H19	IO_L12N_T1_MRCC_15
K18	B15_L13_P	K18	IO_L13P_T2_MRCC_15
K19	B15_L13_N	K19	IO_L13N_T2_MRCC_15
L19	B15_L14_P	L19	IO_L14P_T2_SRCC_15
L20	B15_L14_N	L20	IO_L14N_T2_SRCC_15
N22	B15_L15_P	N22	IO_L15P_T2_DQS_15
M22	B15_L15_N	M22	IO_L15N_T2_DQS_ADV_B_15
M18	B15_L16_P	M18	IO_L16P_T2_A28_15
L18	B15_L16_N	L18	IO_L16N_T2_A27_15
N18	B15_L17_P	N18	IO_L17P_T2_A26_15
N19	B15_L17_N	N19	IO_L17N_T2_A25_15
N20	B15_L18_P	N20	IO_L18P_T2_A24_15
M20	B15_L18_N	M20	IO_L18N_T2_A23_15
K13	B15_L19_P	K13	IO_L19P_T3_A22_15
K14	B15_L19_N	K14	IO_L19N_T3_A21_VREF_15
M13	B15_L20_P	M13	IO_L20P_T3_A20_15
L13	B15_L20_N	L13	IO_L20N_T3_A19_15
K17	B15_L21_P	K17	IO_L21P_T3_DQS_15
J17	B15_L21_N	J17	IO_L21N_T3_DQS_A18_15
L14	B15_L22_P	L14	IO_L22P_T3_A17_15
L15	B15_L22_N	L15	IO_L22N_T3_A16_15
L16	B15_L23_P	L16	IO_L23P_T3_FOE_B_15
K16	B15_L23_N	K16	IO_L23N_T3_FWE_B_15
M15	B15_L24_P	M15	IO_L24P_T3_RS1_15
M16	B15_L24_N	M16	IO_L24N_T3_RS0_15
M17	B15_M17	M17	IO_25_15

BANK 15

米联客

MilianKe

TechWeb:	www.milianke.com/www.uisrc.com		
ProjectName:	MLK-CA0120230915.PrjPcb		
Page Title:	03_BANK13&14&15.SchDoc	Rev:	20230915
Date:	*	*	Sheet

VCC=ADJ2

U1D
XC7A100I/75I/50I/35I/15I-FGG484

F15	B16_F15	F15	IO_0_16
F13	B16_L1_P	F13	IO_L1P_T0_16
F14	B16_L1_N	F14	IO_L1N_T0_16
F16	B16_L2_P	F16	IO_L2P_T0_16
E17	B16_L2_N	E17	IO_L2N_T0_16
C14	B16_L3_P	C14	IO_L3P_T0_DQS_16
C15	B16_L3_N	C15	IO_L3N_T0_DQS_16
E13	B16_L4_P	E13	IO_L4P_T0_16
E14	B16_L4_N	E14	IO_L4N_T0_16
E16	B16_L5_P	E16	IO_L5P_T0_16
D16	B16_L5_N	D16	IO_L5N_T0_16
D14	B16_L6_P	D14	IO_L6P_T0_16
D15	B16_L6_N	D15	IO_L6N_T0_VREF_16
B15	B16_L7_P	B15	IO_L7P_T1_16
B16	B16_L7_N	B16	IO_L7N_T1_16
C13	B16_L8_P	C13	IO_L8P_T1_16
B13	B16_L8_N	B13	IO_L8N_T1_16
A15	B16_L9_P	A15	IO_L9P_T1_DQS_16
A16	B16_L9_N	A16	IO_L9N_T1_DQS_16
A13	B16_L10_P	A13	IO_L10P_T1_16
A14	B16_L10_N	A14	IO_L10N_T1_16
B17	B16_L11_P	B17	IO_L11P_T1_SRCC_16
B18	B16_L11_N	B18	IO_L11N_T1_SRCC_16
D17	B16_L12_P	D17	IO_L12P_T1_MRCC_16
C17	B16_L12_N	C17	IO_L12N_T1_MRCC_16
C18	B16_L13_P	C18	IO_L13P_T2_MRCC_16
C19	B16_L13_N	C19	IO_L13N_T2_MRCC_16
E19	B16_L14_P	E19	IO_L14P_T2_SRCC_16
D19	B16_L14_N	D19	IO_L14N_T2_SRCC_16
F18	B16_L15_P	F18	IO_L15P_T2_DQS_16
E18	B16_L15_N	E18	IO_L15N_T2_DQS_16
B20	B16_L16_P	B20	IO_L16P_T2_16
A20	B16_L16_N	A20	IO_L16N_T2_16
A18	B16_L17_P	A18	IO_L17P_T2_16
A19	B16_L17_N	A19	IO_L17N_T2_16
F19	B16_L18_P	F19	IO_L18P_T2_16
F20	B16_L18_N	F20	IO_L18N_T2_16
D20	B16_L19_P	D20	IO_L19P_T3_16
C20	B16_L19_N	C20	IO_L19N_T3_VREF_16
C22	B16_L20_P	C22	IO_L20P_T3_16
B22	B16_L20_N	B22	IO_L20N_T3_16
B21	B16_L21_P	B21	IO_L21P_T3_DQS_16
A21	B16_L21_N	A21	IO_L21N_T3_DQS_16
E22	B16_L22_P	E22	IO_L22P_T3_16
D22	B16_L22_N	D22	IO_L22N_T3_16
E21	B16_L23_P	E21	IO_L23P_T3_16
D21	B16_L23_N	D21	IO_L23N_T3_16
G21	B16_L24_P	G21	IO_L24P_T3_16
G22	B16_L24_N	G22	IO_L24N_T3_16
F21	B16_F21	F21	IO_25_16

BANK 16

DDRREF

U1E
XC7A100I/75I/50I/35I/15I-FGG484

T3	IO_0_34
T1	IO_L1P_T0_34
U1	IO_L1N_T0_34
U2	IO_L2P_T0_34
V2	IO_L2N_T0_34
R3	IO_L3P_T0_DQS_34
R2	IO_L3N_T0_DQS_34
W2	IO_L4P_T0_34
Y2	IO_L4N_T0_34
W1	IO_L5P_T0_34
Y1	IO_L5N_T0_34
U3	IO_L6P_T0_34
V3	IO_L6N_T0_VREF_34
AA1	IO_L7P_T1_34
AB1	IO_L7N_T1_34
AB3	IO_L8P_T1_34
AB2	IO_L8N_T1_34
Y3	IO_L9P_T1_DQS_34
AA3	IO_L9N_T1_DQS_34
AA5	IO_L10P_T1_34
AB5	IO_L10N_T1_34
Y4	IO_L11P_T1_SRCC_34
AA4	IO_L11N_T1_SRCC_34
V4	IO_L12P_T1_MRCC_34
W4	IO_L12N_T1_MRCC_34
R4	IO_L13P_T2_MRCC_34
T4	IO_L13N_T2_MRCC_34
T5	IO_L14P_T2_SRCC_34
U5	IO_L14N_T2_SRCC_34
W6	IO_L15P_T2_DQS_34
W5	IO_L15N_T2_DQS_34
U6	IO_L16P_T2_34
V5	IO_L16N_T2_34
R6	IO_L17P_T2_34
T6	IO_L17N_T2_34
Y6	IO_L18P_T2_34
AA6	IO_L18N_T2_34
W7	IO_L19P_T3_34
AB7	IO_L19N_T3_VREF_34
AB6	IO_L20P_T3_34
V9	IO_L20N_T3_34
V8	IO_L21P_T3_DQS_34
AA8	IO_L21N_T3_DQS_34
AB8	IO_L22P_T3_34
Y8	IO_L22N_T3_34
Y7	IO_L23P_T3_34
W9	IO_L23N_T3_34
Y9	IO_L24P_T3_34
U7	IO_L24N_T3_34
U7	IO_25_34

BANK 34

DDRREF

U1F
XC7A100I/75I/50I/35I/15I-FGG484

F4	IO_0_35
B1	IO_L1P_T0_AD4P_35
A1	IO_L1N_T0_AD4N_35
C2	IO_L2P_T0_AD12P_35
B2	IO_L2N_T0_AD12N_35
E1	IO_L3P_T0_DQS_AD5P_35
D1	IO_L3N_T0_DQS_AD5N_35
E2	IO_L4P_T0_35
D2	IO_L4N_T0_35
G1	IO_L5P_T0_AD13P_35
F1	IO_L5N_T0_AD13N_35
F3	IO_L6P_T0_35
E3	IO_L6N_T0_VREF_35
K1	IO_L7P_T1_AD6P_35
J1	IO_L7N_T1_AD6N_35
H2	IO_L8P_T1_AD14P_35
G2	IO_L8N_T1_AD14N_35
K2	IO_L9P_T1_DQS_AD7P_35
J2	IO_L9N_T1_DQS_AD7N_35
J5	IO_L10P_T1_AD15P_35
H5	IO_L10N_T1_AD15N_35
H3	IO_L11P_T1_SRCC_35
G3	IO_L11N_T1_SRCC_35
H4	IO_L12P_T1_MRCC_35
G4	IO_L12N_T1_MRCC_35
K4	IO_L13P_T2_MRCC_35
J4	IO_L13N_T2_MRCC_35
L3	IO_L14P_T2_SRCC_35
K3	IO_L14N_T2_SRCC_35
M1	IO_L15P_T2_DQS_35
L1	IO_L15N_T2_DQS_35
M3	IO_L16P_T2_35
M2	IO_L16N_T2_35
K6	IO_L17P_T2_35
J6	IO_L17N_T2_35
L5	IO_L18P_T2_35
L4	IO_L18N_T2_35
N4	IO_L19P_T3_35
N3	IO_L19N_T3_VREF_35
R1	IO_L20P_T3_35
P1	IO_L20N_T3_35
P5	IO_L21P_T3_DQS_35
P4	IO_L21N_T3_DQS_35
P2	IO_L22P_T3_35
N2	IO_L22N_T3_35
M6	IO_L23P_T3_35
M5	IO_L23N_T3_35
P6	IO_L24P_T3_35
N5	IO_L24N_T3_35
L6	IO_25_35






BANK 35

米联客

MilianKe

TechWeb:	www.milianke.com/www.uisrc.com		
ProjectName:	MLK-CA0120230915.PrjPcb		
Page Title:	04_BANK16&33&34.SchDoc	Rev:	20230915
Date:	*	*	Sheet





A

B

C









D

A



B

C

D



Power-on sequence



米联客

MilianKe

TechWeb: www.milianke.com/www.uisrc.com

ProjectName: MLK-CA0120230915.PriPeb

Page Title: 08_POWER.SchDoc


Date:

Rev: 20230915

Sheet


默认焊接FB5支持MLK-F9底板上ADJ控制核心板的BANK电压

当焊接FB6兼容MA703CORE核心板，通过核心板的VCC3V3控制BANK15电压



默认焊接FB3支持MLK-F9底板上ADJ控制核心板的BANK电压





当焊接FB4兼容MA703CORE核心板，通过核心板的ADJ控制BANK15电压



bank 13仅支持100T

bank 13 wire lenth=957mil
bank 14/15/16 wire lenth=800mil

BK16 GPIOs=48
BK15 GPIOs=48
BK14 GPIOs=42
BK13 GPIOs=34(only 100T)



米联客

MilianKe