

Cairo University
Faculty of Engineering
CMPN301
Spring 2022



Computer Architecture project

Phase 01 documentation

Team - 4

Khadija Swelam 1180377

Habiba Assem 1180450

Nada Tarek 1180504

Muhab Hossam 1180074

Table of Contents

nstructions details	3
Control Signals	
Control unit	4
ipeline Registers Contents and sizes	5
chematic	6
ipeline hazards	7
Structural hazards	7
Data hazards	7
Load-Use hazards	7
Control Hazards	7

Instructions details

	OPCODE	RDST	RSRC1	RSRC2	IMM	
	5 bits	3 bits	3 bits	3 bits	16 bits	
NOP	00000	Χ	Х	Χ	Х	
HLT	00001	Χ	Χ	Χ	Χ	
SETC	00010	Χ	Х	Χ	Х	
RET	00011	Χ	Χ	Χ	Χ	
RTI	00100	Х	Х	Х	Х	
SINGLE	e total	2 1:11:	2 1.11	2 1.11	46 1.10	
OPERAND	5 bits	3 bits	3 bits	3 bits	16 bits	
PUSH	01000	Rdst	Х	Х	Х	
POP	01001	Rdst	Х	Х	Х	
OUT	01010	Rdst	Х	Х	Х	
IN	01011	Rdst	Х	Х	Х	
CALL	01100	Х	Х	Х	IMM	
INT	01101	1/0	Х	Х		1 bit for the index
INC	01110	Rdst	Х	Х	Х	
NOT	01111	Rdst	X	Х	X	
TWO	e land	2 1:31:		2 1:11:	46 1.1.	
	5 bits	3 bits	3 bits	3 bits	16 bits	
TWO OPERAND MOV	5 bits	3 bits		3 bits	16 bits	
OPERAND			3 bits			
OPERAND MOV	10000	Rdst	3 bits	x	x	
OPERAND MOV SWAP	10000 10001	Rdst Rdst	3 bits Rsrc1 Rsrc1	x x	x x	
OPERAND MOV SWAP ADD	10000 10001 10010	Rdst Rdst Rdst	3 bits Rsrc1 Rsrc1 Rsrc1	x x Rsrc2	x x x	
OPERAND MOV SWAP ADD SUB	10000 10001 10010 10011	Rdst Rdst Rdst Rdst	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1	x x Rsrc2 Rsrc2	x x x x	
OPERAND MOV SWAP ADD SUB AND	10000 10001 10010 10011 10100	Rdst Rdst Rdst Rdst Rdst	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1	x x Rsrc2 Rsrc2 Rsrc2	x x x x	
OPERAND MOV SWAP ADD SUB AND JUMPS	10000 10001 10010 10011 10100 5 bits	Rdst Rdst Rdst Rdst Rdst Rdst 3 bits	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1 3 bits	x x Rsrc2 Rsrc2 Rsrc2 3 bits	x x x x x x	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ	10000 10001 10010 10011 10100 5 bits 11000	Rdst Rdst Rdst Rdst Rdst Rdst 3 bits	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1 x	x x Rsrc2 Rsrc2 Rsrc2 3 bits	x x x x x x 16 bit	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ JN	10000 10001 10010 10011 10100 5 bits 11000 11001	Rdst Rdst Rdst Rdst Rdst Rdst St Rdst X X	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1 xx	x x Rsrc2 Rsrc2 Rsrc2 3 bits x x	x x x x x I6 bit IMM	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ JN JC	10000 10001 10010 10011 10100 5 bits 11000 11001 11010	Rdst Rdst Rdst Rdst Rdst Rdst X X	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Rsrc1 xx x	x x Rsrc2 Rsrc2 Rsrc2 3 bits x x	x x x x x I6 bit IMM IMM	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ JN JC JMP	10000 10001 10010 10011 10100 5 bits 11000 11001 11010 11011	Rdst Rdst Rdst Rdst Rdst St Rdst Rdst X X X	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 Sits X X X	x x Rsrc2 Rsrc2 Rsrc2 3 bits x x	x x x x x I6 bit IMM IMM IMM	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ JN JC JMP MEMORY	10000 10001 10010 10011 10100 5 bits 11000 11001 11010 11011 5 bits	Rdst Rdst Rdst Rdst Rdst Rdst X X X X 3 bits	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 3 bits x x x x	x x Rsrc2 Rsrc2 Rsrc2 3 bits x x x x	x x x x x 16 bit IMM IMM IMM IMM	
OPERAND MOV SWAP ADD SUB AND JUMPS JZ JN JC JMP MEMORY IADD	10000 10001 10010 10011 10100 5 bits 11000 11001 11010 11011 5 bits 11100	Rdst Rdst Rdst Rdst Rdst St Rdst Rdst Rdst Rdst Rdst Rdst Rdst Rds	3 bits Rsrc1 Rsrc1 Rsrc1 Rsrc1 3 bits x x x Rsrc1 3 bits	x x Rsrc2 Rsrc2 Rsrc2 3 bits x x x x	x x x x x 16 bit IMM IMM IMM IMM IMM	

Control Signals

The control signals can be found in the excel file included in the submission

Control unit

Description of control signals

ccr_wr_en	Bit 0 – Carry flag write enable Bit 1 – Negative flag write enable Bit 2 – Zero flag write enable

stack_en	Enable signal for instructions that changes the stack pointer
----------	---

	Immediate value source
alu_imm	IN port – 0
	IMM EA -1


JMP operations type
JZ - 00
JN - 01
JC – 10
JMP – 11

Pipeline Registers Contents and sizes

Register	IF/ID	ID/EX	EX/MEM	MEM/WB
Stored control signals		EX + MEM + WB	MEM + WB	WB
[1 bit each]				
Stored values	Instruction bits [30] flush_if [1]	reg1 data [32] reg2 data [32] Rsrc1 (Rs) [3] Rsrc2 (Rt) [3] Rd [3] IMM EA [32]	ALU [32] Rd/Rs [3]	MEM [32] ALU [32] Rd/Rs [3]

Schematic

Check clear version (.png file) in submission file



Pipeline hazards

Structural hazards

Structural hazards arise from the need to use the same component at the same time, due to the Von Neumann architecture there is a structural hazard between the Fetch and Memory stages as there is only one memory for instructions and data.

This was considered by the hazard detection unit which detects if there is a control signal for the memory stage, in this case we stall the pipeline by continuously fetching the already fetched address without using the memory, this is done by the pc_write signal, either enable PC write or disable it.

Data hazards

This hazard arises from the dependencies of some instruction on the result of a previous instruction, we solved this by implementing full forwarding.

This allows forwarding of the data from the ALU or the memory stages directly without the need to stall the pipelining until data is available after the WriteBack stage. To detect a hazard in the Ex stage, we compare the EX/MEM destination register against both ID/EX source registers that has been read which are all passed to the forwarding unit, If either comparison condition is true, we forward the result from the prior ALU to the next ALU as an operand. If the condition is false, then the operands are passed from the register files. Similarly, for the second path, we check MEM/WB destination register against both ID/EX source registers. If the condition is true, the result value stored in the Mem/Wb register will be forwarded.

Load-Use hazards

For Load-use hazards, which arise when an instruction that comes after a load instruction depends on the data to be loaded, in this case we cannot forward the data from the ALU or the memory as it is only available after the WriteBack stage, the hazard detection unit identifies that this instruction requires a stall and inserts a bubble by zeroing the ID/EX register and its control signals.

The hazard detection unit detects that it is a load instruction not only by its OPCODE, but by using the mem_to_reg control signal which is only equal to 1 in case of load instructions, and if the destination register for that instruction is equal to one of the operands of the next instruction, then there is a load-use hazard.

Control Hazards

Control hazards arises when there is a branching or jumps instructions, so the currently fetched instruction is not the one to be executed. Depending on the jump condition, the next instruction may or may not be executed so to solve this we assumed an Always-not-taken static prediction therefore we always execute the next instruction until the condition flags are checked and it is confirmed that the jump is taken, then the control unit sends signals to flush the IF/ID, ID/EX and EX/MEM registers.