

RISC-V Single Cycle Processor Design

Development, Testing, and Future Enhancements

Anousha Malik | Namal University, Mianwali



Design Overview

Objective: Design and implement a functional RISC-V processor.

Approach: Software-based implementation focusing on design, simulation, and testing.

Technologies: RISC-V Assembly, Verilog HDL, C Compiler, Ripes Simulator.

Outcome: Operational processor supporting multiple instruction types.



RISC-V Architecture Fundamentals

Instruction Set Architecture (ISA)

- **R-type:** Register-based arithmetic operations
- I-type: Immediate value operations and loads
- S-type: Store operations
- L-type: Load operations
- **B-type:** Branch operations
- **J-type:** Jump operations



Key Design Principles

Simplicity: Fixed-length instructions (32-bit) ensure easy decoding and execution.

Single-Cycle Execution: Each instruction completes in one clock cycle, reducing complexity.

Load-Store Architecture: Memory access that supports load (L-type) and store (S-type) instructions, improving efficiency.

Scalability: The minimal base ISA (RV32I) supports various extensions.



Assembly Language Programming

Assembly Development with Ripes Simulator

- Register initialization and manipulation
- Conditional branching implementation
- Looping constructs and arithmetic operations




Testing Methodology

- Instruction execution verification
- Register value tracking
- Memory access validation

```
Source code
                         Input type: ● Assembly ○ □
   .text
 2 addi x20, x0, 10
 3 addi x21, x0, 0
 4 addi x22, x0, 20
 5 loop:
        blt x20, x22, label
        j done
        label:
             add x21, x21, x20
             addi x20, x20, 1
             j loop
             done:
                nop
```



Processor Microarchitecture





Core Components of RISC-V Processor


- Program Counter (PC): Tracks instruction execution.
- Instruction Memory: Stores and fetches machine code.
- Register File: Holds 32 general-purpose registers.
- ALU: Performs arithmetic and logical operations.
- Data Memory: Stores program data for load/store operations.
- Control Unit: Decodes instructions, manages execution.
- Multiplexers (MUX): Selects data paths for operations.
- Immediate Generator: Extracts constants from instructions.
- Branch Control Logic: Handles conditional jumps and branches.

Data Path Implementation for R-type Instructions

Example Instructions: ADD, SUB, AND, OR, XOR, SLL, SLT, SRL, SRA

Implementation Details:

- Opcode and function field decoding
- Register operand selection
- ALU operation execution
- Result writeback






Memory Access Operations (Load/Store)

Store Instructions (S-type): SB, SH, SW

- Base address + offset calculation
- Data selection and alignment
- Memory write control

Load Instructions (L-type): LB, LH, LW

- Address generation
- Memory read operation
- Sign extension and register writeback






Control Flow Implementation

Branch Instructions

- Condition evaluation (equality, inequality, comparison)
- Target address calculation
- PC update mechanism


Control Unit Design

- Instruction decoding logic
- Control signal generation
- Operation sequencing





C Compiler Integration





GCC Toolchain Workflow

- C code development
- RISC-V assembly generation
- Object file creation
- ELF to hex conversion

```
$ riscv32-unknown-elf-gcc -S -march=rv32i \
-mabi=ilp32 program.c -o program.s
```

- \$ riscv64-unknown-elf-as -march=rv32i \
 -o program.o program.s
- \$ riscv64-unknown-elf-objcopy -0 verilog \
 program.o program.hex



Testing and Validation Results

1. Testing

- **Instruction Execution Testing:** Ensures correct execution of R, I, S, L, and B-type instructions.
- Register File Validation: Confirms that registers correctly store and update values.
- **Memory Operations Testing:** Verifies correct loading and storing of data.



2. Simulation and Debugging

- **Software Simulation:** Uses tools like Ripes, Verilator, or ModelSim for step-by-step execution.
- Waveform Analysis: Observes signal transitions using GTKWave.
- **Instruction Tracing:** Tracks executed instructions and data movement.



Future Work

- Pipeline implementation to improve performance.
- Performance optimization and timing analysis.
- Porting the processor to an FPGA for hardware implementation.



References

- D. A. Patterson and J. L. Hennessy, *Computer Organization and Design RISC-V Edition: The Hardware/Software Interface*, 2nd ed. Cambridge, MA, USA: Morgan Kaufmann, 2020.
- D. M. Harris and S. L. Harris, *Digital Design and Computer Architecture*, 2nd ed. Amsterdam, Netherlands: Morgan Kaufmann, 2012.