Lab Task 1:


Implement the FSM on FPGA

VHDL Code:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
entity FSMdiv is
    port (
              : in std logic;
        clk
        letstart : in std logic;
        remaind : out std logic vector(3 downto 0);
        quot : out std logic vector(3 downto 0)
    );
end FSMdiv;
architecture behav of FSMdiv is
    signal x : std logic vector(3 downto 0) := "1000"; -- 8
    signal y : std logic vector(3 downto 0) := "0011"; -- 3
    signal q : std_logic_vector(3 downto 0) := "0000"; -- For Quotient
    --define state using one hot coding
    constant initial : std logic vector(2 downto 0) := "001";
    constant compute : std logic vector(2 downto 0) := "010";
    constant done : std logic vector(2 downto 0)
    -- State Memory
    signal mystate : std logic vector(2 downto 0) := initial;
begin
    process (clk)
    begin
        if (clk'event and clk = '1') then
            case mystate is
                when initial =>
                    -- Initialization of signals
                    x <= "1000"; -- 8
                    y <= "0011"; -- 3
                    q <= "0000"; -- Reset quotient
                    if (letstart = '1') then
                        mystate <= compute;
                        mystate <= initial;</pre>
                    end if;
                when compute =>
                    -- Perform subtraction and increment quotient
                    if (x \ge y) then
                        x <= x - y;
                        q \le q + 1;
                    end if;
                    -- Check if we can continue subtracting
                    if (x \ge y) then
```

```
mystate <= compute;</pre>
                       else
                            mystate <= done;</pre>
                       end if;
                   when done =>
                       -- Output remainder and quotient
                       remaind \leftarrow x;
                       quot <= q;
                       -- Go back to initial state
                       mystate <= initial;</pre>
                   when others =>
                      mystate <= initial;</pre>
              end case;
         end if;
    end process;
end behav;
```

Simulation:



Simulation 1: Compute quotient and remainder after enabling positive edge trigger. The output is generated in 3 cycles.

Lab Task 2:


Implement a 4-bit sequence detector(1011)

VHDL Code:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity FSM sequence detactor is
    port (
               : in std logic;
        clk
        letstart : in std logic;
                : out std logic
    );
end FSM sequence detactor;
architecture bhv of FSM sequence detactor is
     --define state using one hot coding
    constant state0 : std logic vector(4 downto 0) := "00001";
    constant state1 : std logic vector(4 downto 0) := "00010";
    constant state2 : std logic vector(4 downto 0) := "00100";
    constant state3 : std logic vector(4 downto 0) := "01000";
    constant state4 : std logic vector(4 downto 0) := "10000";
    -- State Memory
    signal mystate : std logic vector(4 downto 0) := state0; -- 00001
begin
    process (clk)
    begin
        if (clk'event and clk = '1') then -- positive edge sensitive
            case mystate is
                when state0 =>
                    y <= '0';
                      if (letstart = '1') then
                        mystate <= state1;</pre>
                     else -- 0
                        mystate <= state0;</pre>
                    end if;
                when state1 =>
                      y <= '0';
                         if (letstart = '0') then
                        mystate <= state2;</pre>
                     else -- 1
                        mystate <= state1;</pre>
                    end if;
                when state2 =>
                         if (letstart = '1') then
                        mystate <= state3;</pre>
                     else --0
                        mystate <= state0;</pre>
```

```
end if;
                  when state3 =>
                       y <= '1';
                            if (letstart = '1') then
                           mystate <= state4;</pre>
                       else -- 0
                           mystate <= state2;</pre>
                      end if;
                  when state4 =>
                       y <= '1';
                            if (letstart = '1') then
                           mystate <= state0;</pre>
                      else -- 0
                           mystate <= state0;</pre>
                      end if;
                  when others =>
                     mystate <= state0;</pre>
             end case;
         end if;
    end process;
end bhv;
```

Simulation:



Simulation 2: detects the input(let start) pattern of 1011