Lab Task_01

Binary counter using D Flip-Flop

ENTITIES:

1: DLatch

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY myDLatch is port (
   clk : in std logic;
    D : in std logic;
    Q : out std_logic;
   Q not : out std logic
);
end myDLatch;
architecture bhv of myDLatch is
begin
   process (clk)
       begin
           if clk = '1' then
                Q <= D;
                Q not \leq not D ;
            end if;
    end process;
end bhv;
PACKAGE:
LIBRARY IEEE;
```


```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

package My_Package is
    component myDLatch is
    port (
        clk : in std_logic;
        D : in std_logic;
        Q : out std_logic;
        Q_not : out std_logic
    );
    end component;
end package My Package;
```

TOP-ENTITY(Wrapper File)

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE WORK.My Package.ALL;
ENTITY FourBitCounter IS
    PORT (
        o output : OUT STD LOGIC VECTOR (3 DOWNTO 0);
        clk : IN STD LOGIC
    );
END FourBitCounter;
ARCHITECTURE bhv OF FourBitCounter IS
    SIGNAL q
              : STD_LOGIC_VECTOR(3 DOWNTO 0);
    SIGNAL qnot : STD LOGIC VECTOR(3 DOWNTO 0);
               : STD LOGIC VECTOR (3 DOWNTO 0);
    SIGNAL d
BEGIN
    U1 : myDLatch PORT MAP (clk, d(0), q(0), qnot(0));
    U2 : myDLatch PORT MAP (clk, d(1), q(1), qnot(1));
    U3 : myDLatch PORT MAP (clk, d(2), q(2), qnot(2));
    U4: myDLatch PORT MAP (clk, d(3), q(3), qnot(3));
    d(0) \le NOT q(0);
    d(1) \le q(1) \times Q(0);
    d(2) \le q(2) \times Q(1) \times Q(0);
    d(3) \le q(3) \times Q(2) \times Q(1) \times Q(1) \times Q(0);
    o output <= q;
END bhv;
```

Simulation:



Simulation 1: Four-Bit up Counter with Clock Positive Edge Sensitive


Lab Task_02


Up/Down Binary counter

TOP-ENTITY(Wrapper File)

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
USE WORK.My Package.ALL;
ENTITY UpDownBinaryCounter IS
    PORT (
        binOut : OUT STD LOGIC VECTOR (2 DOWNTO 0);
        opcode : IN STD LOGIC;
        clk
               : IN STD LOGIC
    );
END UpDownBinaryCounter;
ARCHITECTURE bhv OF UpDownBinaryCounter IS
    SIGNAL q : STD LOGIC VECTOR (2 DOWNTO 0);
    SIGNAL qnot : STD LOGIC VECTOR(2 DOWNTO 0);
    SIGNAL d : STD LOGIC VECTOR (2 DOWNTO 0);
BEGIN
    U1 : myDLatch PORT MAP ( clk, d(^{\circ}), q(^{\circ}), qnot(^{\circ}));
    U2 : myDLatch PORT MAP (clk, d(1), q(1), qnot(1));
    U3: myDLatch PORT MAP (clk, d(2), q(2), qnot(2));
    d(0) \le NOT q(0);
    d(1) \le (q(1) \times Q(0)) \text{ WHEN opcode} = '0' \text{ ELSE } (q(1) \times Q(0));
    d(2) \leftarrow (q(2) \times Q(1) \times Q(1)) WHEN opcode = '0' ELSE (q(2) XOR
(qnot(1) AND qnot(0)));
binOut <= q;
END bhv;
```

Simulation:





Simulation 2: :Three-Bit up-down Counter with Clock Positive Edge Sensitive