Pre Lab-Task


Nand Gate:



Figure 0 NAND gate using AND & NOT gate

VHDL Code:

Simulation:



Simulation 1

Lab Task_01

Circuit:




Figure 1 Circuit containing AND, OR&NAND gates


VHDL Code:

```
Library IEEE;
Use IEEE.STD_LOGIC_1164.all;

Entity circuit is
Port(
         A, B, C: IN bit;
         Y: OUT bit
     );
End circuit;

Architecture struct of circuit is
Begin
     Y<= (A AND B) OR (NOT C);
End struct;</pre>
```

Simulation:



Simulation 2