# Lab Task\_01

### **ALU** implementation using your own library components

#### **ENTITIES:**

```
1:OR gate
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Orgate is
   port(
       or_in1, or_in2 : in STD_LOGIC;
       or out : out STD LOGIC
    );
end Orgate;
architecture bhv of Orgate is
   or out <= or in1 OR or in2;
end bhv;
1:AND gate
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Andgate is
    port(
       and in1, and in2 : in STD LOGIC;
       and out : out STD LOGIC
    );
end Andgate;
architecture bhv of Andgate is
begin
    and out <= and in1 AND and in2;
end bhv;
2:NAND gate
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nandgate is
        nand in1, nand in2 : in STD LOGIC;
       nand out : out STD LOGIC
    );
end Nandgate;
architecture bhv of Nandgate is
begin
```


```
nand out <= NOT (nand in1 AND nand in2);</pre>
end bhv;
3:Full Adder
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Fulladder is
    port(
        adder inA, adder inB, adder inC : in STD LOGIC;
        adder outS, adder outC : out STD LOGIC
end Fulladder;
architecture bhy of Fulladder is
begin
    adder outS <= (adder inA XOR adder inB) XOR adder inC;
    adder outC <= (adder inA AND adder inB) OR (adder inC AND (adder inA XOR
adder inB));
end bhv;
4: MUX
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Mux is
    port ( mux inI0, mux inI1, mux inI2, mux inI3 : in STD LOGIC;
           mux Sel : in STD LOGIC VECTOR(1 downto 0);
           mux outY : out STD LOGIC);
end Mux;
architecture bhv of Mux is
begin
    process (mux Sel, mux inI0, mux inI1, mux inI2, mux inI3)
    begin
        case mux Sel is
            when "00" => mux outY <= mux inI0;</pre>
            when "01" => mux outY <= mux inI1;</pre>
            when "10" => mux outY <= mux inI2;</pre>
            when "11" => mux outY <= mux inI3;</pre>
            when others => mux outY <= '0';</pre>
        end case;
    end process;
end bhv;
PACKAGE:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
package alu components is
    component Orgate
        port ( or_in1, or_in2 : in STD_LOGIC;
               or out : out STD LOGIC);
```

```
end component;
    component Andgate
        port ( and in1, and in2 : in STD LOGIC;
               and out : out STD LOGIC);
    end component;
    component Nandgate
        port ( nand in1, nand in2 : in STD LOGIC;
               nand out : out STD LOGIC);
    end component;
    component Fulladder
        port ( adder_inA, adder_inB, adder_inC : in STD_LOGIC;
               adder outS, adder outC : out STD LOGIC);
    end component;
    component Mux
        port ( mux inI0, mux inI1, mux inI2, mux inI3 : in STD LOGIC;
               mux Sel : in STD LOGIC VECTOR(1 downto 0);
               mux outY : out STD LOGIC);
    end component;
end alu components;
TOP-ENTITY(Wrapper File)
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.alu components.ALL
entity ALU is
    port (
        a, b, Cin : in STD LOGIC;
        Sel : in STD LOGIC VECTOR(1 downto 0);
       Result, Cout : out STD LOGIC
end ALU;
architecture struct of ALU is
    signal and out, or out, nand out, sum out, carry out: STD LOGIC;
begin
    U1: Andgate port map (and in1 => a, and in2 => b, and out => and out);
    U2: Orgate port map(or in1 => a, or in2 => b, or out => or out);
    U3: Nandgate port map(nand in1 => a, nand in2 => b, nand out =>
nand_out);
    U4: Fulladder port map(adder inA => a, adder inB => b, adder inC => Cin,
adder outS => sum out, adder outC => carry out);
    U5: Mux port map (
        mux inI0 => and out,
        mux inI1 => or out,
        mux inI2 => nand out,
```

```
mux_inI3 => sum_out,
    mux_Sel => Sel,
    mux_outY => Result
);

Cout <= carry_out;
end struct;</pre>
```

#### Simulation:



Simulation 1: All four components (AND,OR,NAND,SUM) are working on their respective selections.

## **Control Signal to Operation Mapping:**

SELECTION	OPERATION
00	AND GATE
01	OR GATE
10	NAND GATE
11	ADDITION

Table 1: Operation corresponding to selection lines.