

Name:	Muhammad Attiq
Reg. No:	FA23-BCE-060
Section:	BCE-5A
Subject:	Computer Organization &
	Architecture
Instructor:	Dr. Irfanullah
Lab Report:	5

Lab # 05 Introduction to Verilog HDL Combinational Circuits 1

Objectives

Gate Level Modeling

In-Lab

Tasks (Use Xilinx)

(Define input and output as vectors; and not multiple variables)

 Write the Verilog gate-level description and testbench for a circuit with 3-bit input(X) and 1-bit output (Y). The output is 1 if the input number is a palindrome (reads the same backward and forward eg 101 or 010). The minterms of the output will be


```
module palindrome (input [2:0]x, output y);
```

```
Y(X_2,X_1,X_0) = \sum (0,2,5,7) i.e. 000,010,101 and 111
```

```
1 .data
 2 prompt:
               .asciiz "Enter the 3 bit number: \n"
 3 result:
                .asciiz "The number is palindrome\n"
 4 not result: .asciiz "The number is not palindrome\n"
 5 .text
 6 main:
 7
        li $v0, 4
        la $a0, prompt
 8
 9
        syscall
10
        li $v0, 5
        syscall
11
12
        move $t0, $v0
13
        srl $t1, $t0, 2
        andi $t1, $t1, 1
14
15
        andi $t2, $t0, 1
16
        beq $t1, $t2, yes
17
        j no
18 yes:
19
        li $v0, 4
20
        la $a0, result
        syscall
21
22
        j exit
23 no:
```

```
li $v0, 4
la $a0, not_result
syscall
exit:
li $v0, 10
syscall
```

Enter the 3 bit number: 101 The number is palindrome Output




Task 1 Testbench

• Write the Verilog gate-level description and testbench for a circuit with 6-bit input(X) and 1-bit output (Y). It compares the first three bits of the inputs with the latter three and sets output equal to 1 when both are equal.

$$Y=X_0*X_3 + X_1*X_4 + X_2*X_5$$

```
1 .data
 2 prompt:
               .asciiz "Enter the 6-bit number: "
 3 yes result: .asciiz "The number is equal\n"
 4 no result: .asciiz "The number is not equal\n"
 5 .text
   main:
 6
 7
        li $v0, 4
 8
        la $a0, prompt
 9
        syscall
        li $v0, 5
10
        syscall
11
       move $t0, $v0
12
13
        andi $t0, $t0, 0x3F
        andi $t1, $t0, 0x7
14
        srl $t2, $t0, 3
15
                                                           Enter the 6-bit number: 101101
        andi $t2, $t2, 0x7
16
                                                           The number is equal
       bne $t1, $t2, no
17
18
        j yes
                                                                         Output
19 yes:
20
        li $v0, 4
        la $a0, yes_result
21
        syscall
22
        j exit
23
24 no:
        li $v0, 4
25
        la $a0, no_result
26
27
        syscall
28 exit:
        li $v0, 10
29
        syscall
30
```




Task 2 Testbench

 Write the Verilog gate-level description and testbench for a circuit with 6-bit input(X) and 1-bit output (Y). It compares the first three bits of the inputs with the latter three and sets output equal to 1 when both are mirror image. For example 100 001 or 110 011

$$Y = X_0 * X_5 + X_1 * X_4 + X_2 * X_3$$

```
1 .data
2
       prompt: .asciiz "Enter a 6-bit number (0-63): "
       result true: .asciiz "Output Y = 1 (Mirror image)\n"
3
4
       result false: .asciiz "Output Y = 0 (Not mirror image) \n"
5
6 .globl main
7 main:
      li $v0, 4
8
      la $aO, prompt
9
10
      syscall
11
      li $v0, 5
12
      syscall
      move $t0, $v0
13
14
      andi $t1, $t0, 1
15
       andi $t2, $t0, 2
16
       andi $t3, $t0, 4
17
      andi $t4, $t0, 8
18
      andi $t5, $t0, 16
      andi $t6, $t0, 32
19
                                                               Enter a 6-bit number (0-63): 110011
      srl $t2, $t2, 1
20
                                                               Output Y = 1 (Mirror image)
      srl $t3, $t3, 2
21
22
      srl $t4, $t4, 3
                                                                                Output
23
     srl $t5, $t5, 4
      srl $t6, $t6, 5
24
      and $s0, $t1, $t6
26
      and $s1, $t2, $t5
       and $s2, $t3, $t4
27
28
       or $s3, $s0, $s1
       or $s4, $s3, $s2
29
       beq $s4, $zero, print false
30
31 print_true:
32
     li $v0, 4
33
      la $a0, result_true
      syscall
34
       j exit
35
36 print false:
     li $v0, 4
38
      la $aO, result_false
      syscall
39
40 exit:
41 li $v0, 10
      syscall
42
```



Task 3 Testbench

Critical Analysis / Conclusion

Doing these logic tasks in MIPS assembly is a great learning exercise. It forces you to understand how a processor works with simple ones and zeros. You learn to break down a problem into tiny, step-by-step instructions, which shows you how software commands are connected to the hardware's physical logic. This is a

fundamental skill for writing efficient, low-level code for systems that need to be fast or run on simple devices.

Lab Assessment		
Pre Lab	/5	
Performance	/5	
Results	/5	/25
Viva	/5	
Critical Analysis	/5	

Instructor Signature and Comments