

Q1-a)

(i) Control flags: It enables or disables certain operations of processor and it determines how instructions are carried out.

(ii) Status flags: It reflects the result of an instruction executed by the processor.

b) In real address mode programs can access any part of main memory, on the other hand in virtual mode memory is limited to assigned segments.

- Program running in real address mode can cause operating system to crash while in virtual mode if a program crashes it will not affect other programs running at same time.

- Only 1 MB can be addressed in real address mode for one program. In virtual mode for one program. In virtual mode different/multiple programs runs each having 1 MB of memory.

c) In real address mode, 16-bit segment register indicate base address of pre-assigned memory areas named segment.

- In protected mode, segment register hold pointers to segment descriptor table.

d) The execution of single machine instruction can be divided into sequence of individual operations. Before executing a program is loaded into memory thus the pointer holds the address of next instruction to execute.

- Conventional memory is outside the CPU and it responds more slowly to access request; registers are hard wired inside the CPU.

e) The CPU goes through a predefined sequence of steps to execute a machine instruction called the instruction execution cycle.

f) The instruction pointer (IP) register holds the address of the instruction we want to execute.

Here are steps to execute it:

Date:

M T W T F S S

- ① **Fetch:** CPU fetches the instruction from instruction queue; then increments the instruction.
- ② **Decode:** CPU then decodes the instructions from binary to executable.
- ③ **Fetch Operands:** CPU fetches the operands from register & memory.
- ④ **Execution:** CPU executes the instructions; stores the value and ~~output~~ provides output.

⑥ **Machine Cycle:** The time and cycle (fetch-decode-execute) that a CPU performs.
Instruction Cycle: The steps required by CPU to fetch and execute an instruction is called an instruction cycle.

⑦ **High Level Languages** like C, C++ and Java has one to many relationship with Machine Language.

Q42, ① AL = 85
 AH = 34
 AX = BP
 AL = AE

ii In instruction `MOV, EAX, VAR2`; the value of VAR2 is stored/moved in EAX register.

In `MOV, EAX, OFFSET VAR1` the address of VAR1 is the distance in bytes from the location/address stored in EAX register.

- iii (a) **Illegal**; PUSH is 16 bit while AL is 8 bit.
- (b) **Illegal**; only 2x is required.
- (c) **Illegal**; word is 16 bit; AL is 8 bit.
- (d) **Illegal**; BASE register memory expression will be used.
- (e) **Illegal**; INC or DEC are used with destination registers.

$$(1) \quad Ax = 8F7A$$

$$SF = 0$$

$$CF = 0$$

$$(2) \quad OF = 0$$

$$ZF = 1$$

$$(6) \quad Ax = 0A72$$

$$OF = 0$$

$$ZF = 0$$

$$CF = 1$$

$$SF = 0$$

$$(c) \quad Ax = FA77$$

$$OF = 0$$

$$ZF = 1$$

$$CF = 0$$

$$SF = 0$$

$$(d) \quad Ax = FA77$$

$$OF = 0$$

$$ZF = 0$$

$$CF = 0$$

$$SF = 1$$

$$(v) \quad 2420 \text{ bytes} = 200 + 200 + 20 + 20 + 2$$

Q3 ~~Q3~~ Real Address = Segment N/O + Offset.

$$1) \quad \text{Real Address} \Rightarrow B6168$$

$$2) \quad \text{Offset} \Rightarrow 1852F$$

$$3) \quad \text{Segment} \Rightarrow 1A55B \quad 275B$$

$$Q4 \Rightarrow 20 \text{ bit Address} = 2A8Eh + 2377h$$

$$= 2CF57h$$

Starts at 1200 to ends at 1400

Q5: (a) In Fetch; instruction is loaded from memory to instruction; decoded & contents are moved to AX register.

(b) Memory location is specified, AX contents are loaded into memory. Then executes & waits for next location.