	Allyment PO1 204-1898	Date: MTWTFSS
	1(-0)	
	) Control flags: It enables or disable certain op	plations of processor and it
	letermine how instructions are carried out.	U
CONTRACTOR OF THE PARTY OF THE	) Status flags: It reflects the regult of an instr	nuction executed by the
	Pio ceres.	
b	In Real address made programs can access any	part of main memory, on
	The otherhand in vistual gers mode memory is	limited to assigned symants.
	Program running in real address mode can cause	operating system to cross
	shile in virtual mode if a program crashes i	t will not appet their?
	or ograms running at same try.	<i>ν</i>
•	Only 1 MB can be addressed in real address made	for one program. In virtual
	mode for one program. he virtual mode different /2	multiple programs guins
	each having I MB of memory.	
	In real address made, 16-bit segment regist	er indicate base address of
	e-ausigned memory areas named segment.	
	n protected mode, segment register hold pointer t	o segment discriptor take.
	The execution of single machine instruction can be	
in in	lividual operations. Before executing a program is loo	ided into memory thus the
oc po	ider holds the address of next instruction to	ere cult.
<b>←</b> • C	onventional memory is outside the CPU and it	repords more growy to
e ou	us request; legisless are hard without inside	the CPV.
t 0 14	2 CPV go Turougu a predefined sequence of steps	to execute a machine inetsuction
	led the instruction execution agales.	
01	le instruction pointer (IP) register helds the	address of the institution
C wx	re me steps to execute it:	U
J 4	ere are steps to execute it:	
	te me sign to	
4		
<b>\</b>		

Date:
MTWTFSS
(1) Fetch: CPO peteus the instruction from instruction greene; then incorneins the instruction.  (2) Decade: CPO them decades the instructions; from larray to executable.
(3) Extra Operands: CPO jetebus the operands from register 4 memory.
(a) Executer CPO executes the suspections; stone the value and Dates The
provide out.
B) Machine Cycle: The time and cycle ( Jetu - Decode - Execute) that a CPO performs.
This truction Cycle: The steps required by CPU to jetch and execute an
metruction, 3 couled an instruction cycle.
(3) High Leul Languages line (, L+1 and Jana hay one to many
delatoring with Maune Languege.
Q42 (1) A = 85
41=34
ALSBR
AL=AE
•
(ii) In metallion MOV GAX, VM2; the value in VAPI II
Stord/mord in fax registers
In MOVERY OPPRIET VARY my address of whom is
the distance in bushes Flores Paris on breation address I
Chared in BAX register.
2 0 1 11 1.1 (Dhile H Jr. 17) ♥ 1 50
(iii) a megal; push is for 84 sit while H is in 8 son.
(6) Megal; ony 2x is tegraled!
(c) Thegal; wold it of 16 bit; Mis of 6 bit.
I'm memory expection will be used.
6) Therat; INC or DEC are used with distination typical

6 02 20 Sf 20 CF >0 6) Ax 20 A 72 OF = 0 2f =0 @ Ax 2 PA977 OF 20 2R =1 SP 20 @ \$x= FA79 OF 20 Zf=0 CF = 0 Si= = 1 ( 442 Lyres. = 200+200+ 20+20+2 Oz ozy "Real Address: Segment NO + offsel. Keal Holdnes => B6168 5) Oput >> 1852F c) Cegner 2> HTTE P15B Ory > 206:+ Mane: 2+ BEN + 23774 2 7 C F S Ju Starts at 1200 to ends at 1400 of in fetch instruction is leaded to memory to method; decoacel 4 contents are moved to AX registron. (b) Memory beatism is specified, AND in contents are litated into menon.

Than executes a waits for next beater.