


Q.1 Solution


Control Input M S ₁ S ₀	Microoperation	Next State		
		X ₂ (t+1)	X ₁ (t+1)	X ₀ (t+1)
0 0 0	Flip X ₂ and X ₀ only	\bar{X}_2	X ₁	\bar{X}_0
0 0 1	Shift right	0	X ₂	X ₁
0 1 0	Flip all bits and Shift left	\bar{X}_1	\bar{X}_0	0
0 1 1	Rotate left	X ₁	X ₀	X ₂
1 0 0	No change (hold)	X ₂	X ₁	X ₀
1 0 1	Load parallel data	D ₂	D ₁	D ₀
1 1 0	Clear Register to 0	0	0	0
1 1 1	Set register to all 1	1	1	1

Design using 8x1 MUX and D flip-flops



Solution

Q2: Implement the following function $F(A, B, C, D)$ using an 8x1 MUX with D, B, and A connected to the select bits S2, S1 and S0 respectively. You can only use NOT gates other than the MUX.
 $F(A, B, C, D) = \sum m(0, 1, 4, 6, 7, 10, 12, 14, 15)$ [15 marks]



Re arranging H₂ table

A	B	C	D	F	D	B	A	C	F
0	0	0	0	1	0	0	0	0	1
0	0	0	1	1	0	0	0	1	0
0	0	1	0	0	0	0	1	0	0
0	0	1	1	0	0	0	1	1	1
0	1	0	0	1	0	1	0	0	1
0	1	0	1	0	0	1	0	1	1
0	1	1	0	1	0	1	1	0	1
0	1	1	1	1	0	1	1	1	1
1	0	0	0	0	1	0	0	0	1
1	0	0	1	0	1	0	0	1	0
1	0	1	0	1	1	0	1	0	0
1	0	1	1	0	1	0	1	1	0
1	1	0	0	1	1	1	0	0	0
1	1	0	1	0	1	1	0	1	1
1	1	1	0	1	1	1	1	0	0
1	1	1	1	1	1	1	1	1	1
					S ₂	S ₁	S ₀		

$I_0: F = \bar{C}$
 $I_1: F = C$
 $I_2: F = 1$
 $I_3: F = 1$
 $I_4: F = \bar{C}$
 $I_5: F = 0$
 $I_6: F = C$
 $I_7: F = C$

National University of Computer and Emerging Sciences

CLO # 3: Analyze and Design Sequential Circuit

Q3. Consider a PR flip-flop implemented using a D flip-flop, as described by the given characteristic table.

[5+5+5 marks]

Characteristic Table

P	R	Q(t)
0	0	0
0	1	Q(t)
1	0	Q(t)'
1	1	Q(t) \oplus R

b. Derive the simplified logic equation for the input D..

Equation of D = $P\bar{Q} + \bar{P}RQ$

or $D(t+1)$

K-Map:

$D(t+1) = P\bar{Q} + \bar{P}RQ$

or $Q(t+1)$

P \ RQ	00	01	11	10
0			1	
1	1			1

Complete the expanded Characteristic Table

P	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

c. Give the excitation table for PR flip-flop.


Excitation Table			
Q(t)	Q(t+1)	P	R
0	0	0	0
0	0	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	1	1
1	1	0	1

Compact form of Excitation Table

Q(t)	Q(t+1)	P	R
0	0	0	X
0	1	1	X
1	0	X	0
1	1	0	1

or
00
1X

Q.4-a A solution



Q. 4-b

Solution.

Inputs		Present State	Next State	Output	Flip-flop Inputs		
X	Y				DA	JB	KB
0	0	00	00	0	0	0	X
0	0	01	01	1	0	X	0
0	0	10	00	0	0	0	X
0	0	11	01	1	0	X	0
0	1	00	10	0	1	0	X
0	1	01	11	1	1	X	0
0	1	10	10	0	1	0	X
0	1	11	11	1	1	X	0
1	0	00	00	0	0	0	X
1	0	01	00	1	0	X	1
1	0	10	11	0	1	1	X
1	0	11	11	1	1	X	0
1	1	00	00	0	0	0	X
1	1	01	00	1	0	X	1
1	1	10	11	0	1	1	X
1	1	11	11	1	1	X	0

The values of DA , JB & KB are obtained from their respective excitation tables.

$Z = B$ from K-Map or looking at the table.

K-Maps

DA	AB	00	01	11	10
XY	00				
01	1	1	1	1	1
11				1	1
10				1	1

$$DA = \bar{X}Y + XA$$


JB	AB	00	01	11	10
XY	00		X	X	
01		X	X		
11		X	X	1	1
10		X	X	1	1

$$JB = XA$$

KB	AB	00	01	11	10
XY	00	X			X
01	X				X
11	X	1			X
10	X	1			X


$$KB = X\bar{A}$$

Circuit Diagram



CLO # 2: Construct optimized combinational circuit design

Q5. The adder/subtractor in the circuit given below performs the addition ($A_3A_2A_1A_0 + B_3B_2B_1B_0$) if the control signal CI is 0 or the subtraction ($A_3A_2A_1A_0 - B_3B_2B_1B_0$) if CI is 1. CI is coming from the output of the multiplexer. Fill in the given table for the result $R_3R_2R_1R_0$. [15 marks]



A	B	C	R ₃	R ₂	R ₁	R ₀	ADDER / SUBTRACTOR			
							Bc00	Bc01	Bc10	Bc11
							A+B	AB	A⊕B	A⊙B
0	0	0	0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0	0	0	1
0	1	0	0	0	0	0	1	0	1	0
0	1	1	0	1	0	0	1	0	1	0
1	0	0	0	0	1	1	1	0	1	0
1	0	1	0	1	0	1	1	0	1	0
1	1	0	1	0	1	1	1	1	0	1
1	1	1	0	1	0	1	1	1	0	1

Result

working

working

A ₃ A ₂ A ₁ A ₀	0001	AB
B ₃ B ₂ B ₁ B ₀	0000	00
<hr/>		
	0010	AB
	0010	01
<hr/>		
	0100	AB
	0001	10
<hr/>		
	1000	AB
	0011	11
<hr/>		