Name: Muhammad Furrukh EE-272L Digital Systems Design

Section: C

Repository: https://github.com/Muhammad-

Furrukh/DSD_2022-EE-111.git

Reg. No.: 2022-EE-111

Lab Manual

Marks Obtained: _____

DSD Lab Manual Evaluation Rubrics


Assessment	Total Marks	Marks Obtained	0-30% 30-60%		70-100%	
Code Organization	zation 3		No Proper Indentation and descriptive naming, no code organization.	Proper Indentation or descriptive naming or code organization.	Proper Indentation and descriptive naming, code organization.	
Organization			Zero to Some understanding but not working	Mild to Complete understanding but not working	Complete understanding, and proper working	
Simulation	5		Simulation not done or incorrect, without any understanding of waveforms	Working simulation with errors, don't cares's(x) and high impedance(z), partial understanding of waveforms	Working simulation without any errors, etc and complete understanding of waveforms	
FPGA	2		Not implemented on FPGA and questions related to synthesis and implementation not answered.	Correctly Implemented on FPGA or questions related to synthesis and implementation answered.	Correctly Implemented on FPGA and questions related to synthesis and implementation answered.	

Report LAB 3

1. Truth table of the implemented circuit:

a	b	c	X	y
0	0	0	1	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	1	0
1	1	0	0	1
1	1	1	1	1

2. Maximum Combinational Delay in Synthesis:



The maximum combinational delay is from c to x of 6.759 ns, as can be seen from the attached snap.

3. Resources Utilized in FPGA, in synthesis report: Only 1 LUT as Logic out of 63 400 were used.

1. Slice Logic

+	+	-+		+-		+-	+
Site Type	Used				Available		Util%
Slice LUTs*	1 1	ı	0	ı			<0.01
LUT as Logic	1		0	I	63400	I	<0.01
LUT as Memory	1 0	1	0	I	19000	I	0.00
Slice Registers	1 0	1	0	I	126800	I	0.00
Register as Flip Flop	1 0	1	0	I	126800	I	0.00
Register as Latch	1 0	1	0	I	126800	I	0.00
F7 Muxes	1 0	1	0	Ī	31700	I	0.00
F8 Muxes	1 0	1	0	Ī	15850	I	0.00
+	+	-+		+-		+	+

5 out of 210 input/output blocks on the FPGA were used.

4. IO and GT Specific

+	+		+-		+	+-		+
Site Type	Ιţ	Jsed	I	Fixed	Available	I	Util%	I
+	+		+		+	+-		+
Bonded IOB	1	5	I	0	210	l	2.38	I
Bonded IPADs	1	0	I	0	2	I	0.00	I
PHY_CONTROL	1	0	I	0	1 6	I	0.00	I
PHASER_REF	1	0	I	0	6	l	0.00	I
OUT_FIFO	1	0	I	0	24	I	0.00	I
IN_FIFO	L	0	I	0	24	I	0.00	I
IDELAYCTRL	L	0	I	0	1 6	I	0.00	I
IBUFDS	1	0	I	0	202	I	0.00	I
PHASER_OUT/PHASER_OUT_PHY	1	0	I	0	24	I	0.00	I
PHASER_IN/PHASER_IN_PHY	1	0	I	0	1 24	I	0.00	I
IDELAYE2/IDELAYE2_FINEDELAY	1	0	I	0	300	I	0.00	I
ILOGIC	1	0	I	0	210	I	0.00	I
OLOGIC	1	0	I	0	210	I	0.00	I
+	+		+		+	+-		+

From the primitives, 3 input buffers, 2 output buffers, 1 3-input LUT and 1 2-input LUT was used.

Primitives

4	.	++
Ref Name	Used	Functional Category
IBUF	3	10
OBUF	2	10
LUT3	1	LUT
LUT2	1	LUT