
IA-32 Architecture

Computer Organization and Assembly Languages

Virtual machines



Abstractions for computers

High-Level Language

Level 5

Assembly Language

Level 4

Operating System

Level 3

Instruction Set Architecture

Level 2


Microarchitecture

Level 1

Digital Logic

Level 0


NOT




- Inverts (reverses) a boolean value
- Truth table for Boolean NOT operator:

Х	¬χ
F	T
Т	F

Digital gate diagram for NOT:




AND




- Truth if both are true
- Truth table for Boolean AND operator:

Х	Υ	$\mathbf{X} \wedge \mathbf{Y}$
F	F	F
F	Т	F
Т	F	F
Т	Т	Т

Digital gate diagram for AND:







- True if either is true
- Truth table for Boolean OR operator:

Х	Υ	$X \vee Y$
F	F	F
F	Т	Т
Т	F	Т
Т	Т	Т

Digital gate diagram for OR:



Truth tables




- A Boolean function has one or more Boolean inputs, and returns a single Boolean output.
- A truth table shows all the inputs and outputs of a Boolean function

Example: ¬X V

Х	¬х	Υ	¬x ∨ y
F	Т	F	Т
F	Т	Т	Т
T	F	F	F
Т	F	Т	Т

All possible 2-input Boolean functions




0000	0	0
0001	AND	
0010	xy'	▶ □
0011	х	x
0100	x'y	
0101	у	у
0110	XOR	
0111	OR	

1000	NOR	-D-
1001	XNOR	
1010	y'	у — 🛰
1011	x + y'	→
1100	x'	x — > -
1101	x'+y	→
1110	NAND	
1111	1	1

Truth tables


• Example: $(Y \land S) \lor (X \land \neg S)$




Two-input multiplexer

X	Y	S	$\mathbf{Y} \wedge \mathbf{S}$	$\lceil S \rceil$	X∧¬S	$(\mathbf{Y} \wedge \mathbf{S}) \vee (\mathbf{X} \wedge \neg \mathbf{S})$
F	F	F	F	Т	F	F
F	T	F	F	Т	F	F
Т	F	F	F	Т	T	Т
Т	Т	F	F	Т	T	Т
F	F	T	F	F	F	F
F	T	T	Т	F	F	Т
Т	F	Т	F	F	F	F
Т	T	Т	Т	F	F	Т


4-multiplexer







This boolean function describes a multiplexer, a digital component that uses a selector bit (S) to select one of two outputs (X or Y). If S = false, the function output (Z) is the same as X. If S = true, the function output is the same as Y


4-multiplexer









Comparator







X	У	x>y	x=y	x <y< th=""></y<>


8-bit comparator









1-bit half adder












1-bit full adder







X	У	C _{in}	C _{out}	S


8-bit adder







Registers and counters








Memory





8K 8-bit memory

Microcomputer concept

A computer system usually contains four bus types: data, I/O, control, and address.


The data bus transfers instructions and data between the CPU and memory.

The I/O bus transfers data between the CPU and the system input/output devices.

The control bus uses binary signals to synchronize actions of all devices attached to the system bus.


The address bus holds the addresses of instructions and data when the currently executing instruction transfers data between the CPU and memory.

Basic microcomputer design




- clock synchronizes CPU operations
- control unit (CU) coordinates sequence of


 execution steps The central processor unit (CPU), where calculations and logic operations take place, contains a limited number of storage locations named registers, a high-frequency clock, a control unit, and an arithmetic logic unit.
- ALU performs arithmetic and logic operations




Basic microcomputer design



- The memory storage unit holds instructions and data for a running program
- A bus is a group of wires that transfer data from one part to another (data, address, control)




Clock



The clock synchronizes the internal operations of the CPU with other system components.

- synchronizes all CPU and BUS operations
- machine (clock) cycle measures time of a single operation Clock cycle: The basic unit of time for machine instructions is a clock cycle.
- clock is used to trigger events



- Basic unit of time, 1GHz→clock cycle=1ns
- A instruction could take multiple cycles to complete, e.g. multiply in 8088 takes 50 cycles

 A machine instruction requires at least one clock cycle to execute, and a few require in excess of 50 clocks (the multiply instruction on the 8088

processor).


Execute: The ALU executes the instruction using the named registers and internal registers as operands and sends the output to named registers and/or memory. The ALU updates status flags providing information about the processor state.

Instruction execution cycle

(output)

Store output operand: If the output operand is in memory, the control unit uses a write operation to store the data.

Program Counter The instruction pointer(Program counter) contains the address of the next instruction.




Fetch operands: If the instruction uses an input operand located in memory, the control unit uses a read operation to retrieve the operand and copy it into internal registers. Internal registers are not visible to user programs.


executeDecode: The control unit decodes the instruction's function to determine what

the instruction will do. The instruction's input operands are passed to the ALU,


and signals are sent to the ALU indicating the operation to be performed.

A simple microcomputer






Instruction set



OPCODE	MNEMONIC	OPCODE	MNEMONIC
0	NOP	A	CMP
1	LDA	В	JG
2	STA	С	JE
3	ADD	D	JL
4	SUB		
5	IN		
6	OUT		
7	JMP		
8	JN		
9	HLT		


OPCODE	OPERAND
4	12


Control bus




- A series of control signals to control all components such as registers and ALU
- Control signal for load ACC:
 SET_{ACC}=1, others=0

Control and sequencing unit





Control and sequencing unit



PC _{RD} MEM _{RD} MEM _{WT} IR _{SET}						
	0000	1	0	0	0	0
fetch	0001	0	1	0	0	
	0002	0	0	0	1	
decode	0003	4-bit	IR RD			
uecoue	0004	DEC	ODER F	RD, µPC	SET	
exec	0005					
fetch						
decode						
	000B					

Decoder

