Compiler Construction Lecture # 04

Mr. Usman Wajid

usman.wajid@nu.edu.pk



1 Lexical Analysis:

• 1st phase of Compiler, also known as Scanner

1 Lexical Analysis:

- 1st phase of Compiler, also known as Scanner
- it verifies that input character sequence is lexically valid

1 Lexical Analysis:

- 1st phase of Compiler, also known as Scanner
- it verifies that input character sequence is lexically valid
- groups stream of characters into meaningful sequence of lexemes

1 Lexical Analysis:

- 1st phase of Compiler, also known as Scanner
- it verifies that input character sequence is lexically valid
- groups stream of characters into meaningful sequence of lexemes
- each lexeme is assigned a token of the form (token-name, attribute-value)

1 Lexical Analysis:

- 1st phase of Compiler, also known as Scanner
- it verifies that input character sequence is lexically valid
- groups stream of characters into meaningful sequence of lexemes
- each lexeme is assigned a token of the form (token-name, attribute-value)
- discards white space and comments

3/6

• Tokens (token-name, attribute-value)

- Tokens (token-name, attribute-value)
 - Token-name: is an abstract symbol that is used during syntax analysis

- Tokens (token-name, attribute-value)
 - Token-name: is an abstract symbol that is used during syntax analysis
 - Attribute-value: points to an entry in the symbol table for this token. Information from the symbol-table entry is needed for semantic analysis and code generation

Lexical Analysis: Tokens example

• source language input,

```
position = initial + rate * 60
```



4/6

Lexical Analysis: Tokens example

• source language input,

• Symbol table,

	Lexemes	Tokens
ĺ	position	(id,1)
ĺ	=	(=)
٤, إ	initial	(id,2)
	+	(+)
	rate	(id,3)
	*	(*)
	60	(60)

Lexical Analysis: Tokens example

• source language input,

	Lexemes	Tokens
,	position	(id,1)
	=	(=)
	initial	(id,2)
	+	(+)
	rate	(id,3)
	*	(*)
ĺ	60	(60)

Symbol table,

After lexical analysis,

$$(id,1)$$
 (=) $(id,2)$ (+) $(id,3)$ (*) (60)



Syntax Analysis:

5/6

2 Syntax Analysis:

• 2nd phase of Compiler, also known as Parser

2 Syntax Analysis:

- 2nd phase of Compiler, also known as Parser
- the first component of the tokens, i.e., token-name, is used to construct a syntax tree

2 Syntax Analysis:

- 2nd phase of Compiler, also known as Parser
- the first component of the tokens, i.e., token-name, is used to construct a syntax tree
- reflects the grammatical structure of the token stream

2 Syntax Analysis:

- 2nd phase of Compiler, also known as Parser
- the first component of the tokens, i.e., token-name, is used to construct a syntax tree
- reflects the grammatical structure of the token stream
- in Syntax tree, each inner node represents an operation and the children of the node represents the arguments of the operation

3 Semantic Analysis:

3 Semantic Analysis:

• the syntax tree and symbol table is used as input in parallel to check the semantic consistency

3 Semantic Analysis:

- the syntax tree and symbol table is used as input in parallel to check the semantic consistency
- an important role of semantic analysis is type checking

3 Semantic Analysis:

- the syntax tree and symbol table is used as input in parallel to check the semantic consistency
- an important role of semantic analysis is type checking
- An an example, compiler report an error if a floating point number is used in index array

4 Intermediate Code Generation:

7/6

4 Intermediate Code Generation:

 An intermediate machine-like assembly language representation is generated in this phase

4 Intermediate Code Generation:

- An intermediate machine-like assembly language representation is generated in this phase
- For example, a three-address intermediate code contains three operands per instruction in assembly language

4 Intermediate Code Generation:

- An intermediate machine-like assembly language representation is generated in this phase
- For example, a three-address intermediate code contains three operands per instruction in assembly language

```
• t1 = intofloat (60)
t2 = id3 * t1
t3 = id2 + t2
id1 = t3
```

7/6

4 Intermediate Code Generation:

- An intermediate machine-like assembly language representation is generated in this phase
- For example, a three-address intermediate code contains three operands per instruction in assembly language

```
• t1 = intofloat (60)
t2 = id3 * t1
t3 = id2 + t2
id1 = t3
```

• each three- address code has at most one operator on the right side

7/6

4 Intermediate Code Generation:

- An intermediate machine-like assembly language representation is generated in this phase
- For example, a three-address intermediate code contains three operands per instruction in assembly language

```
• t1 = intofloat (60)
t2 = id3 * t1
t3 = id2 + t2
id1 = t3
```

- each three- address code has at most one operator on the right side
- temporary names such as t1, t2 and t3 are used to store the computed value

7/6

6 Code Optimization

6 Code Optimization

• It improves the intermediate code to fine-tune the target code

6 Code Optimization

- It improves the intermediate code to fine-tune the target code
- hence, improves time and space efficiency

6 Code Optimization

- It improves the intermediate code to fine-tune the target code
- hence, improves time and space efficiency
- the optimized code (in the previous example) would be

```
t1 = id3 * 60.0
id1 = id2 + t1
```

6 Code Generation:

• It maps intermediate machine-like representation into target language

6 Code Generation:

- It maps intermediate machine-like representation into target language
- the generated code (in the previous) would be,

```
LDF R2, id3
MULF R2, R2, #60.0
LDF R1, id2
ADDF R1, R1, R2
STF id1, R1
```

6 Code Generation:

- It maps intermediate machine-like representation into target language
- the generated code (in the previous) would be,

```
LDF R2, id3
MULF R2, R2, #60.0
LDF R1, id2
ADDF R1, R1, R2
STF id1, R1
```

the first operand of each instruction specifies a destination

6 Code Generation:

- It maps intermediate machine-like representation into target language
- the generated code (in the previous) would be,

```
LDF R2, id3
MULF R2, R2, #60.0
LDF R1, id2
ADDF R1, R1, R2
STF id1, R1
```

- the first operand of each instruction specifies a destination
- R1, R2 and R2 are memory registers

6 Code Generation:

- It maps intermediate machine-like representation into target language
- the generated code (in the previous) would be,

```
LDF R2, id3
MULF R2, R2, #60.0
LDF R1, id2
ADDF R1, R1, R2
STF id1, R1
```

- the first operand of each instruction specifies a destination
- R1, R2 and R2 are memory registers
- The F in each instruction depicts floating-point numbers