Lab report no 10



Fall 2022 CSE-308L Digital Systems Design Lab

Submitted By

Names Registration No

Muhammad Ali 19pwcse1801

Section: A

Date:18,8,22

Submitted To: MAM. Madiha Sher

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

```
Even odd parity detector: -
module parity_det (x, clk, z);
input x, clk;
output z;
reg z;
reg even_odd;
parameter EVEN = 0, ODD = 1;
      always @(posedge clk) case (even_odd)
                  EVEN: begin z <= x? 1:0; even_odd <= x? ODD:EVEN;
                   end
                  ODD: begin z <= x? 0:1; even_odd <= x? EVEN:ODD;
                  end
                  default: even_odd <= EVEN;</pre>
            endcase
endmodule
```

output: -

