
CSE 308: Digital System Design Homework 5 Solution

Problem 1: You are working as a Hardware Design Engineer at ASML in the Netherlands (just suppose!). Your boss asked you to design a vending machine with the following specifications.

- delivers a coke after 15 cents deposited
- has a single coin slot for dimes and nickels
- does not return change




Block diagram of the vending machine

Reset	Present State	Inputs D N	Next State	Output Open
(0¢	0¢	0 0	0¢	0
\checkmark		0 1	5¢	0
N Y		1 0	10¢	0
54		1 1	X	X
	5¢	0 0	5¢	0
NL		0 1	10¢	0
100		1 0	15¢	0
$D \left(\begin{array}{c} 10c \\ \end{array} \right)$		1 1	X	X
	10¢	0 0	10¢	0
N, D		0 1	15¢	0
15¢		1 0	15¢	0
([open])		1 1	X	X
	15¢	X X	15¢	1


State diagram and state table of the vending machine

- (a) Draw a Moore FSM for the above vending machine.
- (b) Draw a Mealy FSM for the above vending machine.
- (c) Implement the FSMs in (a) and (b) in Verilog.
- (d) Show simulation results of your FSMs from (c) for the following values of clk, reset, N, and D.

Moore FSM




Mealy FSM



Solution:

Vending Machine: Verilog (Moore FSM)

```
module vending_moore(N, D, clk, reset, open);
// Moore FSM for a vending machine
 input N, D, clk, reset;
 output open;
 reg [1:0] state;
 parameter S0=2'b00, S5=2'b01, S10=2'b10,
S15=2'b11;
// Define the sequential block
 always @(posedge reset or posedge clk)
  if (reset) state <= S0;
 else
   case (state)
         S0: if (N) state <= S5;
               else if (D) state <= S10;
                   else state <= S0;
         S5: if (N)
                             state <= $10;
               else if (D) state <= S15;
                   else state <= S5;
         S10: if (N) state <= S15;
               else if (D) state <= S15;
                   else state <= S10;
         S15: state <= S15;
    endcase
// Define output during S3
         assign open = (state == S15);
endmodule
```



Vending Machine: Verilog (Mealy FSM)

```
module vending_mealy(N, D, clk, reset, open);
// Mealy FSM for a vending machine
 input N, D, clk, reset;
 output open;
 reg [1:0] pstate, nstate;
 reg open;
 parameter S0=2'b00, S5=2'b01, S10=2'b10, S15=2'b11;
                                                           N'&D'/0
                                                                         N/0
// Next state and ouptut combinational logic
                                                                S0
                                                                                  S5
   always @(N or D or pstate or reset)
                                                                      D/0
    if (reset)
         begin nstate = S0; open = 0; end
                                                                                     N/0
          else case (pstate)
                                                            x/1
                                                                   D/0
             S0: begin open = 0; if (N) nstate = S5;
                    else if (D) nstate = S10;
                       else nstate = S0; end
                                                                                  S10
             S5: begin open = 0; if (N)nstate = S10;
                    else if (D) nstate = S15;
                                                                         N,D/0
                       else nstate = S5; end
            S10: if (N | D) begin nstate = S15; open = 0; end
                    else begin nstate = S10; open = 0; end
            S15: begin nstate = S0; open = 1; end
         endcase
// FF logic, use nonblocking assignments "<="
         always @(posedge clk)
                   pstate <= nstate;
endmodule
```

Vending Machine: Simulation Results


Moore FSM



Mealy FSM



Problem 2:



(a) Complete the Verilog code given below for the FSM shown above. The FSM has a synchronous **reset**, which forces the FSM into state S0, when **reset** is zero. State transitions occur on the positive edge of **clock**. If an invalid state is entered, the **state** should go to 2b'xx and Z should go to 2'bxx until the FSM is reset.

```
module FSM(output reg [1:0] Z, input X, clock, reset);
 reg [1:0]
              state, nstate;
              S0 = 2'00, S1 = 2'b01, S2 = 2'b10;
 parameter
// implement the state register
always @ (
                                                      ) begin
 end
// implement the combinational next state and output logic
always @ (
                                                              ) begin
end
endmodule
```

(b) Repeat part (a), but implement the FSM using continuous assignments for the output and flip-flop input equations, and the interface to the D flip-flop shown below for the state register.

```
module dff(q, d, clk, rst, en);
```

```
module FSM(output [1:0] Z, input X, clock, reset);
wire [1:0] state, nstate;

// implement the state register

// implement the flip-flop input equations

// implement the output equations

endmodule
```

(c) Show your state table and how you derived your input and output.

	nstate		Z	
state	X=0	X=1	X=0	X=1
00				
01				
10				
11				

(d) Complete the testbench for the FSM developed in part (b) that exhaustively tests all of the transitions shown in the state diagram. Your testbench should include a monitor statement that prints the current simulation time and all inputs and outputs when any input (except the clock) or output changes. Your clock should have a period of 10 time units. Comment your test bench so that it is easy to see which state transitions are tested when applying a particular input value. For example, use "// S0 to S1" when testing the transition from S0 to S1.

module t_FSM();
// Declare your nets and variables
// Set up your clock
// Set up your monitor statement
// Instantiate your FSM
// Apply the inputs to test the transitions
//
endmodule

Solution:

(a)

```
module FSM(output reg [1:0] Z, input X, clock, reset);
 reg [1:0]
              state, nstate;
 parameter
              S0 = 2'00, S1 = 2'b01, S2 = 2'b10;
// implement the state register
 always @ (
                posedge clock
                                                       ) begin
   if (\simreset) state \leq S0;
   else state <= nstate;
 end
// implement the combinational next state and output logic
 always @ (
                  state, x
                                                              ) begin
   case (state)
                  if(x) begin nstate = S1; z = 2'b01; end
           S0:
                  else begin nstate = S0; z = 2'b00; end
           S1:
                  if(x) begin nstate = S0; z = 2'b01; end
                  else begin nstate = S2; z = 2'b00; end
                  if(x) begin nstate = S1; z = 2'b11; end
           S2:
                  else begin nstate = S2; z = 2'b10; end
                       begin nstate = 2'bxx; z = 2'bxx; end
           default:
    endcase
 end
endmodule
```

```
module FSM(output [1:0] Z, input X, clock, reset);
wire [1:0] state, nstate;

// implement the state register
    dff DFF[1:0] (state, nstate, clock, ~reset, 1'b1);

// implement the flip-flop input equations
    assign nstate[0] = x & ~state[0];
    assign nstate[1] = ~x & (state[1] | state[0]);

// implement the output equations
    assign z[0] = x;
    assign z[1] = state[1];

endmodule
```

	nstate		Z	
state	X=0	X=1	X=0	X=1
00	00	01	00	01
01	10	00	00	01
10	10	01	10	11
11	XX	XX	XX	XX

Equations for z[0] and z[1] derived by inspection.

Equations for nstate[0] and nstate[1] are derived by k-maps below:

K-map for nstate[0]

s[1] s[0]				
X	00	01	11	10
0	0	0	X	0
1	1	0	X	1

 $nstate[0] = x \& \sim state[0]$


K-map for nstate[1]

s[1] s[0]				
X	00	01	11	10
0	0	1	X	1
1	0	0	v	0
1	V	0	Λ	

 $nstate[1] = \sim x \& state[0] \mid \sim x \& state[1]$

```
module t FSM();
// Declare your nets and variables
   wire [1:0] z;
   reg x, clk, rst;
// Set up your clock
    initial begin
           elk = 0:
           forever #5 clk = \simclk;
    end
// Set up your monitor statement
    initial $monitor("%t: %b, %b, %b \n", $time, rst, x, z);
// Instantiate your FSM
    fsm DUT(z, x, clk, rst);
// Apply the inputs to test the transitions
    initial begin
           rst = 0; x = 0;
                                   //reset to S0
                                   //S0 to S0
           #10 \text{ rst} = 1; x=0;
           #10 rst = 1; x=1; //S0 to S1
           #10 \text{ rst} = 1; x=0;
                                 //S1 to S2
           #10 rst = 1; x=0; //S2 to S2
           #10 \text{ rst} = 1; x=1;
                                 //S2 to S1
           #10 \text{ rst} = 1; x=1; //S1 to S0
    end
endmodule
```

Problem 3: Implement the following simple Arbiter in Verilog. The Arbiter has got two request inputs and two grant outputs, as shown in the signal diagram below.




- When req_0 is asserted, gnt_0 is asserted
- When req_1 is asserted, gnt_1 is asserted
- When both req_0 and req_1 are asserted then gnt_0 is asserted i.e. higher priority is given to req_0 over req_1.

The Arbiter has got following states.

- IDLE: In this state the Arbiter waits for the assertion of req_0 or req_1 and drives both gnt_0 and gnt_1 to inactive state (low). This is the default state of the Arbiter; it is entered after the reset and also during fault recovery condition.
- GNT0: The Arbiter enters this state when req_0 is asserted, and remains here as long as req_0 is asserted. When req_0 is de-asserted, the Arbiter returns to the IDLE state.
- GNT1: The Arbiter enters this state when req_1 is asserted, and remains there as long as req_1 is asserted. When req_1 is de-asserted, the Arbiter returns to the IDLE state.
- (a) Draw an FSM for the above Arbiter.
- (b) Implement the FSM in (a) in Verilog using two Always blocks.
- (c) Implement the FSM in (a) in Verilog using single Always block.

Solution:

(a)



(b)

```
1 //-----
2 \ // \ {
m This} is FSM demo program using twoalways block
3 // Design Name : fsm_using_two_always
4 // File Name : fsm_using_two_always.v
5 //----
6 module fsm using two always (
         , // clock
7 clock
         , // Active high, syn reset
8 reset
         , // Request 0
9 req 0
10 req_1
         , // Request 1
11 gnt 0
          , // Grant 0
12 gnt 1
13);
14 //-----Input Ports-----
15 input clock,reset,req_0,req_1;
16 //-----Output Ports-----
17 output gnt_0,gnt_1;
18 //----Input ports Data Type-----
19 wire clock,reset,req 0,req 1;
20 //-----Output Ports Data Type-----
21 reg
        gnt 0,gnt 1;
22 //----Internal Constants-----
23 parameter SIZE = 3 ;
24 parameter IDLE = 3'b001,GNT0 = 3'b010,GNT1 = 3'b100 ;
25 //----Internal Variables-----
                 state
                            ;// Seq part of the FSM
26 reg [SIZE-1:0]
                    next_state ;// combo part of FSM
27 reg [SIZE-1:0]
28 //-----Code startes Here-----
29 always @ (state or req 0 or req 1)
30 begin : FSM COMBO
31 next state = 3'b000;
```

```
32 case(state)
     IDLE : if (req_0 == 1'b1) begin
33
34
                  next state = GNT0;
                end else if (req_1 == 1'b1) begin
35
36
                  next state= GNT1;
37
                end else begin
38
                  next state = IDLE;
39
                end
40
     GNT0 : if (req 0 == 1'b1) begin
41
                  next state = GNT0;
42
                end else begin
43
                  next state = IDLE;
44
45
     GNT1 : if (req 1 == 1'b1) begin
46
                  next state = GNT1;
47
                end else begin
48
                  next state = IDLE;
49
                end
50
     default : next state = IDLE;
51
    endcase
52 end
53 //----Seq Logic-----
54 always @ (posedge clock)
55 begin : FSM SEQ
   if (reset == 1'b1) begin
      state <= #1 IDLE;</pre>
57
58
    end else begin
59
      state <= #1 next_state;</pre>
60
    end
61 end
62 //----Output Logic-----
63 always @ (posedge clock)
64 begin : OUTPUT LOGIC
65 if (reset == 1'b1) begin
    gnt 0 <= #1 1'b0;
67 gnt 1 <= #1 1'b0;
68 end
69 else begin
70
   case(state)
      IDLE : begin
71
72
                    gnt 0 <= #1 1'b0;
                    gnt_1 <= #1 1'b0;
73
74
                 end
75
     GNT0 : begin
76
                     gnt_0 <= #1 1'b1;
                     gnt_1 <= #1 1'b0;
77
78
                  end
79
     GNT1 : begin
80
                     gnt_0 <= #1 1'b0;
                     gnt_1 <= #1 1'b1;
81
82
                  end
     default : begin
83
84
                      gnt 0 <= #1 1'b0;
85
                      gnt 1 <= #1 1'b0;
86
                    end
87
    endcase
88 end
```

```
89 end // End Of Block OUTPUT LOGIC
91 endmodule // End of Module arbiter
(c)
 2 // This is FSM demo program using single always
 3 // for both seq and combo logic
 4 // Design Name : fsm using single always
 5 // File Name : fsm using single always.v
 6 //=======
 7 module fsm using single always (
 8 clock , // clock
            , // Active high, syn reset
 9 reset
           , // Request 0
10 req 0
            , // Request 1
11 req_1
           , // Grant 0
12 gnt_0
13 gnt 1
14);
15 //=======Input Ports=============
16 input clock,reset,req_0,req_1;
17 //======Output Ports==============
18 output gnt_0,gnt_1;
19 //=======Input ports Data Type==========
20 wire clock,reset,req_0,req_1;
21 //=======Output Ports Data Type==========
22 reg      gnt 0,gnt 1;
23 //=====Internal Constants======
24 parameter SIZE = 3
25 parameter IDLE = 3'b001,GNT0 = 3'b010,GNT1 = 3'b100 ;
26 //======Internal Variables========
27 reg [SIZE-1:0] state ;// Seq part of the FSM 28 reg [SIZE-1:0] next_state ;// combo part of FSM
29 //======Code startes Here=================
30 always @ (posedge clock)
31 begin : FSM
32 if (reset == 1'b1) begin
33
     state <= #1 IDLE;</pre>
34
     gnt 0 <= 0;
35
     gnt_1 <= 0;
36 end else
37 case(state)
38
      IDLE : if (req 0 == 1'b1) begin
                  state <= #1 GNT0;
39
40
                  gnt 0 <= 1;
41
                end else if (req 1 == 1'b1) begin
42
                  gnt 1 <= 1;
43
                  state <= #1 GNT1;
44
                end else begin
45
                  state <= #1 IDLE;</pre>
46
                end
47
      GNT0 : if (req 0 == 1'b1) begin
48
                  state <= #1 GNT0;
49
                end else begin
                  gnt_0 <= 0;
50
```

```
state <= #1 IDLE;</pre>
51
52
                   end
    GNT1 : if (req_1 == 1'b1) begin
53
                    \overline{\text{state}} \le \#1 \quad \overline{\text{GNT1}};
54
55
                   end else begin
56
                    gnt 1 <= 0;
57
                     state <= #1 IDLE;
58
                   end
      default : state <= #1 IDLE;</pre>
59
60 endcase
61 end
62
63 endmodule // End of Module arbiter
```