Lab report no 3



Fall 2022

CSE-308L Digital Systems Design Lab

Submitted By

Names Registration No

Muhammad Ali 19pwcse1801

Section: A

Date:14,4,22

Submitted To: MAM. Madiha Sher

Department of Computer Systems Engineering

University of Engineering and Technology, Peshawar

LAB 03 INTRODUCTION TO XILINX ISE AND SPARTAN 6 BOARD

Objectives:

- Introduction to FPGA
- Introduction to Xilinx ISE

Software name:

Xilinx ISE

FPGA:

FPGAs are programmable digital logic circuits. It can be programmed to do almost any digital function. There are at least 5 companies making FPGAs in the world. Xilinx is the biggest name in the FPGA world.

The FPGA kits available in the lab are Mimas V2 Spartan 6 FPGA Development Board.

XILINX:

The Integrated Software Environment (ISE™) is the Xilinx® design software suite that allows you to take your design from design entry through Xilinx device programming. The ISE Project Navigator manages and processes your design through the following steps in the ISE design flow.


The code can be synthesized by the following steps.

- 1. First of all the Verilog module is created.
- 2. USER DEFINED CONSTRAINT file is created and added in the project
- 3. Verilog code is then synthesized
- 4. Design is implemented

5. Programming file is then generated as binary file which can be

downloaded into the FPGA The Process windows has all the above options

 Programming file is downloaded to FPGA using Mimas V2 Configuration tool for windows




Lab Tasks:


1- Develop a program to control on Board LEDs using on board available switches.

Buffer

Code:



I/O PORTS:




UCF File:

```
2
    NET "myIn[0]" LOC = C17;
 3
    NET "myIn[1]" LOC = C18;
    NET "myIn[2]" LOC = D17;
 5
    NET "myIn[3]" LOC = D18;
 6
    NET "myIn[4]" LOC = E18;
    NET "myIn[5]" LOC = E16;
8
    NET "myIn[6]" LOC = F18;
9
    NET "myIn[7]" LOC = F17;
10
11
12
    NET "myOut[0]" LOC = P15;
13
   NET "myOut[1]" LOC = P16;
14
    NET "myOut[2]" LOC = N15;
15
   NET "myOut[3]" LOC = N16;
16
17 NET "myOut[4]" LOC = U17;
18 NET "myOut[5]" LOC = U18;
19 NET "myOut[6]" LOC = T17;
20 NET "myOut[7]" LOC = T18;
21
22
    NET "myOut[7]" SLEW = FAST;
23
24 NET "myOut[6]" SLEW = FAST;
25 NET "myOut[5]" SLEW = FAST;
26 NET "myOut[4]" SLEW = FAST;
27 NET "myOut[3]" SLEW = FAST;
28 NET "myOut[2]" SLEW = FAST;
29 NET "myOut[1]" SLEW = FAST;
30 NET "myOut[0]" SLEW = FAST;
31 NET "myIn[7]" PULLUP;
32
    NET "myIn[6]" PULLUP;
33 NET "myIn[5]" PULLUP;
34 NET "myIn[4]" PULLUP;
35 NET "myIn[3]" PULLUP;
36 NET "myIn[2]" PULLUP;
37 NET "myIn[1]" PULLUP;
38 NET "myIn[0]" PULLUP;
```


Lab Tasks:

2- Develop a program that implements a 2x1 multiplexer on the board. Connect the inputs to switches and output to LEDs.

2X1 MUX CODE:-



I/O PORTS:



UCF File:

```
Design
                   View: 

| Main | Implementation | Main | Simulation | Main | Implementation | Main | M
                                                                                                                                                                                                                                                                         # PlanAhead Generated IO constraints
                                                                                                                                                                                                                                                      3
                    Hierarchy
                                                                                                                                                                                                                                                                       NET "A" IOSTANDARD = LVCMOS25;
mux
                                                                                                                                                                                                              10
                      xc6slx9-2csg324
                                                                                                                                                                                                                                                                        # PlanAhead Generated physical constraints
                                   mux_test (mux_test.v)
                                                                                                                                                                                                                                                                      NET "A" LOC =F17;
                                                                               mux_test.ucf
                                                                                                                                                                                                                                                                      NET "B" LOC = F18;
                                                                                                                                                                                                              10
                                                                                                                                                                                                                                                                       NET "out" LOC = E16;
                                                                                                                                                                                                                                                                       NET "S" LOC = P15;
                                                                                                                                                                                                                                               10
                                                                                                                                                                                                                                               11
                                                                                                                                                                                                                                                                        # PlanAhead Generated IO constraints
                                                                                                                                                                                                                                               12
                                                                                                                                                                                                                                               13
                                                                                                                                                                                                                                                                      NET "out" SLEW = FAST;
                                                                                                                                                                                                                                               14
                                                                                                                                                                                                                                                                      NET "S" PULLUP;
                                                                                                                                                                                                                                                                      NET "B" PULLUP;
                                                                                                                                                                                                                                                                       NET "A" PULLUP;
                                                                                                                                                                                                                                               18
```