

Name: Muhammad Aziz Haider

EE-272L Digital Systems Design

Reg. No: 2020-EE-172

Marks Obtained: _____

CEP Manual

Single Cycle RISC-V Processor for GCD

Truth Table for Controller


Instruction	opcode	RegWrite	ImmSrc	ALUSrc	ResultSrc	ALUOp
I-Type lw	0000011	1	0	1	1	00
I-Type addi	0010011	1	0	1	0	10
R-Type	0110011	1	X	0	0	10
B-Type	1100011	0	1	0	x	01

Instruction	ALUOp	func3	RtypeSub = op[5] & func7[5]	ALUControl
lw	00	x	X	000
add - addi	10	000	0	000
sub	10	000	1	001
sltu	10	000	X	101
bne	01	X	X	001
beq	01	X	X	001

Decreasing frequency of the clock




Reading Instructions from Instruction Memory



Controller Signals



Branch Comparator



LUTs Used


Site Type	Used	Fixed	Available	Util%
Slice LUTs*	320	0	63400	0.50
LUT as Logic	272	0	63400	0.43
LUT as Memory	48	0	19000	0.25
LUT as Distributed RAM	48	0		
LUT as Shift Register	0	0		
Slice Registers	8	0	126800	<0.01
Register as Flip Flop	8	0	126800	<0.01
Register as Latch	0	0	126800	0.00
F7 Muxes	0	0	31700	0.00
F8 Muxes	0	0	15850	0.00

I/O Specifics


4. IO and GT Specific

Site Type	Used	Fixed	Available	Util%
Bonded IOB	16	0	210	7.62
Bonded IPADs	0	0	2	0.00
PHY_CONTROL	0	0	6	0.00
PHASER_REF	0	0	6	0.00
OUT_FIFO	0	0	24	0.00
IN_FIFO	0	0	24	0.00
IDELAYCTRL	0	0	6	0.00
IBUFDS	0	0	202	0.00
PHASER_OUT/PHASER_OUT_PHY	0	0	24	0.00
PHASER_IN/PHASER_IN_PHY	0	0	24	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	300	0.00
ILOGIC	0	0	210	0.00
OLOGIC	0	0	210	0.00

Pre Implementation Delay



Post Implementation Delay



```
1  lw x1, 0(x0)
2  lw x2, 1(x0)
3  lw x3, 2(x0)
4  lw x4, 3(x0)
5  lw x5, 4(x0)
6  addi x5, x5, 1
7  check: beq x3, x5, result
8  sltu x6, x1, x2
9  bne x6, x0, swap
10 bne x2, x0, subtract
11 addi x3, x3, 1
12 beq x0, x0, check
13 swap:  add x7, x1, x0
14 add x1, x2, x0
15 add x2, x7, x0
16 beq x0, x0, check
17 subtract: sub x1, x1, x2
18 beq x0, x0, check
19 result: add x4, x1, x0
20 beq x1,x1,0
```

```

1  module RiscV_SS_Processor(input logic clk,rst,
2  output logic [7:0] seg,
3  output logic [6:0] display);
4
5      logic [31:0] Instr,outz;
6      logic RegWrite, ImmSrc, ALUSrc, ResultSrc,Branch;
7      logic [2:0] ALUControl;
8      logic clk_25MHz;
9
10     //we need 25MHz clock for our single cycle processor
11     FrequencyDivider FD(clk,clk_25MHz);
12
13     DataPath
14     SCDP(outz,Instr,ALUControl,Branch,RegWrite,ImmSrc,ResultSrc,ALUSrc,clk_25MHz,rst);
15     Controller SCC(Instr,ALUControl,ResultSrc,RegWrite,ImmSrc,Branch,ALUSrc);
16
17     //4x7 Decoder for Character Display on FPGA
18     always @(*) begin
19         case(outz)
20             0: display = 7'b1000000;
21             1: display = 7'b1111001;
22             2: display = 7'b0100100;
23             3: display = 7'b0110000;
24             5: display = 7'b0011001;
25             6: display = 7'b0010010;
26             7: display = 7'b0000010;
27             8: display = 7'b1111000;
28             9: display = 7'b0000000;
29             default: display = 7'b1111111;
30         endcase
31     end
32
33     //Assigning seg like this because we need to use only one character on FPGA
34     assign seg = 8'b11111110;
35
36 endmodule

```

```
1  module FrequencyDivider(input logic clk, output logic reduced_clk);
2
3      //FPGA gives us a clock frequency of 100MHz
4      //We need 25 MHz for our single cycle risc v processor
5      //We use two T-flip flops for that purpose
6      //Basically T flip flop is a bit counter (synchronous) with enable
7
8      logic [1:0] t = 0;
9      always_ff @(posedge clk) begin
10         t[0] <= #1 t[0] + 1;
11     end
12
13     always_ff @(posedge t) begin
14         t[1] <= #1 t[1] + 1;
15     end
16     assign reduced_clk = t[1];
17
18 endmodule
```

```

1  module DataPath(
2  output logic [31:0] y,
3  output logic [31:0] Instr,
4  input logic [2:0] ALUControl,
5  input logic Branch,RegWrite,ImmSrc,ResultSrc,ALUSrc,clk,rst);
6
7      logic [31:0] PCNext;
8      logic [31:0] PCPlus4,PCTarget;
9
10     //PC Counter
11     logic [31:0] PC = 0;
12     always_ff @(posedge clk) begin
13         PC <= #1 PCNext;
14     end
15
16     //Adder for PC
17     always_comb begin
18         PCPlus4 = PC + 4;
19     end
20
21     InstructionMemory IM(PC,Instr); //Instruction Memory
22
23     logic [31:0] SrcA,SrcB,RD2;
24     logic [31:0] Result;
25
26     RegisterFile
27     RF(SrcA,RD2,Result,Instr[19:15],Instr[24:20],Instr[11:7],RegWrite,clk,rst);
28     //Register File
29
30     //Immediate Generator and extender to 32 bits
31     logic [31:0] ImmExt;
32     ImmediateGen IG(ImmSrc,Instr,ImmExt);
33
34     //Adder for Branching
35     always_comb begin
36         PCTarget = PC + ImmExt;
37     end
38
39     //Comparator for branching if beq or bne occurs
40     logic PCSrc;
41     BranchComparator BC(SrcA,RD2,Branch,Instr[14:12],PCSrc);
42
43     //mux for Source 2 of ALU
44     always_comb begin
45         case(ALUSrc)
46             0: SrcB = RD2;
47             1: SrcB = ImmExt;
48         endcase
49     end
50
51     //mux for PC Counter
52     always_comb begin
53         case(PCSrc)
54             0: PCNext = PCPlus4;
55             1: PCNext = PCTarget;
56         endcase
57     end
58
59     //Algorithmic Logic Unit
60     logic [31:0] ALUResult;
61     ALU LogicUnit(SrcA,SrcB,ALUControl,ALUResult);
62
63     //Data Memory
64     logic [31:0] ReadData;
65     DataMemory DM(ALUResult,ReadData);
66
67     //Mux for Result Source of Instruction
68     always_comb begin
69         case(ResultSrc)

```

```
68         0: Result = ALUResult;
69         1: Result = ReadData;
70     endcase
71 end
72
73 //Using this variable for output
74 always_comb begin
75     y = SrcA;
76 end
77
78 endmodule
```



```
1  module InstructionMemory(  
2  input logic [31:0] PC,  
3  output logic [31:0] Instr);  
4  
5      logic [31:0] InstrMem [31:0];  //2D Array  
6  
7      initial begin  
8          $readmemb("C:/Users/PC/OneDrive/Desktop/CEP/Codes/IM_Data.mem",InstrMem);  
9      end  
10  
11     always_comb begin  
12         Instr = InstrMem[PC[31:2]];  
13     end  
14  
15 endmodule
```

1	00000000000000000000000010000010000011
2	0000000000001000000100001000000011
3	000000000001000000010000110000011
4	000000000001100000010001000000011
5	000000000100000000010001010000011
6	00000000000010010100000101001001
7	00000010010100011000100001100011
8	00000000001000001011001100110011
9	000000000000000110001100001100011
10	000000000000000010001111001100011
11	00000000000100011000000110010011
12	1111111000000000000000011011100011
13	00000000000000000001000001110110011
14	000000000000000001000000010110011
15	000000000000000111000000100110011
16	1111110000000000000000111011100011
17	01000000001000001000000010110011
18	111111000000000000000101011100011
19	000000000000000001000001000110011
20	00000000000100001000000001100011
21	00000000000000000000000000000000
22	00000000000000000000000000000000
23	00000000000000000000000000000000
24	00000000000000000000000000000000
25	00000000000000000000000000000000
26	00000000000000000000000000000000
27	00000000000000000000000000000000
28	00000000000000000000000000000000
29	00000000000000000000000000000000
30	00000000000000000000000000000000
31	00000000000000000000000000000000
32	00000000000000000000000000000000

```

1  module RegisterFile(
2  output logic [31:0] RD1, RD2,
3  input logic [31:0] WD3,
4  input logic [4:0] A1, A2, A3,
5  input logic RegWrite, clk, rst);
6
7      logic [31:0] memory [31:0]; //2D Array
8      //mux 1
9      always_comb begin
10         if(A1==0) RD1 = 0;
11         else RD1 = memory[A1];
12     end
13     //mux 2
14     always_comb begin
15         if(A2==0) RD2 = 0;
16         else RD2 = memory[A2];
17     end
18
19     //Writing data to register file
20     always_ff @(posedge clk) begin
21         if(rst) begin //Added reset for the purpose of simulation
22             for (int i = 0; i <= 31; i += 1) memory[i] <= #1 0;
23         end
24         else if (RegWrite) memory[A3] <= #1 WD3;
25     end
26
27 endmodule

```

```
1  module ImmediateGen(  
2  input logic ImmSrc,  
3  input logic [31:0] Instr,  
4  output logic [31:0] Imm);  
5  
6      always_comb begin  
7          case(ImmSrc)  
8              1'b0: Imm = {{20{Instr[31]}}, Instr[31:20]}; //If the Immediate is I type  
9              1'b1: Imm = {{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0};  
                //If the Immediate is B type  
10             default: Imm = 32'bx; // undefined  
11         endcase  
12     end  
13  
14 endmodule
```

```
1  module ALU(  
2  input logic [31:0] A,B,  
3  input logic [2:0] sel,  
4  output logic [31:0] result);  
5  
6      always_comb begin  
7          case (sel)  
8              3'b000:result = A + B; //AND  
9              3'b001:result = A - B; //SUB  
10             3'b010:result = A | B; //OR  
11             3'b011:result = A ^ B; //XOR  
12             3'b100:result = A & B; //AND  
13             3'b101:result = A < B; //SLTU  
14             default: result = A + B;  
15             endcase  
16         end  
17  
18     endmodule
```

```

1  module BranchComparator(input logic [31:0] A,B,
2  input logic Branch,
3  input logic [2:0]func3,
4  output logic PCSrc);
5
6      logic beq,bne;
7
8      always_comb begin
9          if (A == B) begin
10             beq = 1; //Set beq = 1 if the statements are equal
11             bne = 0;
12             end
13          else begin
14             beq = 0; //Otherwise set bne = 1 if statements are not equal
15             bne = 1;
16             end
17      end
18
19      always_comb begin
20          case({Branch,func3})
21              4'b0_000: PCSrc = 1'b0; //add - addi - sub
22              4'b0_010: PCSrc = 1'b0; //lw
23              4'b0_011: PCSrc = 1'b0; //sltu
24              4'b1_000: PCSrc = beq;
25              4'b1_001: PCSrc = bne;
26              default: PCSrc = 1'bx;
27          endcase
28      end
29
30  endmodule

```

```
1  module DataMemory(  
2  input logic [31:0] A,  
3  output logic [31:0] RD);  
4  
5      logic [31:0] DataMem [31:0]; //2D Array  
6  
7      //Instantiating the data memory  
8      initial begin  
9          $readmemh("C:/Users/PC/OneDrive/Desktop/CEP/Codes/DM_Data.mem",DataMem);  
10     end  
11  
12     always_comb begin  
13         RD = DataMem[A[4:0]]; //Reading Data from Data Memory  
14     end  
15  
16 endmodule
```

1	00000006
2	00000003
3	00000000
4	00000000
5	00000000
6	00000000
7	00000000
8	00000000
9	00000000
10	00000000
11	00000000
12	00000000
13	00000000
14	00000000
15	00000000
16	00000000
17	00000000
18	00000000
19	00000000
20	00000000
21	00000000
22	00000000
23	00000000
24	00000000
25	00000000
26	00000000
27	00000000
28	00000000
29	00000000
30	00000000
31	00000000
32	00000000


```
1  module Controller(  
2  input logic [31:0] Instr,  
3  output logic [2:0] ALUControl,  
4  output logic ResultSrc,RegWrite,ImmSrc,Branch,ALUSrc);  
5  
6      logic [1:0] ALUOp;  
7      //Calling two modules into controller  
8      MainDecoder MD(Instr[6:0],RegWrite,ImmSrc,ResultSrc,Branch,ALUSrc,ALUOp);  
9      ALUDecoder AD(ALUOp,Instr[5],Instr[30],Instr[14:12],ALUControl);  
10  
11  endmodule
```

```

1  module MainDecoder(input logic [6:0] op,
2  output logic RegWrite,ImmSrc,ResultSrc,Branch,ALUSrc,
3  output logic [1:0] ALUOp);
4
5      logic [6:0] control;
6      assign {RegWrite,ImmSrc,ResultSrc,ALUSrc,ALUOp,Branch} = control; //Concatenate the
7      output to make coding easy
8
9      always_comb begin
10         case(op)
11             //I-type lw instruction
12             7'b0000011: control = 7'b1_0_1_1_00_0;
13             //I-type addi instructions
14             7'b0010011: control = 7'b1_0_0_1_10_0;
15             //R-type
16             7'b0110011: control = 7'b1_x_0_0_10_0;
17             //B-type
18             7'b1100011: control = 7'b0_1_x_1_01_1;
19             default: control = 7'bx_x_x_x_xx_x;
20         endcase
21     end
22 endmodule

```

```

1  module ALUDecoder(input logic [1:0] ALUOp,
2  input logic opb5, funct7b5, input logic [2:0] funct3,
3  output logic [2:0] ALUControl);
4
5  logic RtypeSub;
6  assign RtypeSub = funct7b5 & opb5; // TRUE for R-type subtract
7
8  always_comb
9      case(ALUOp)
10         2'b00: ALUControl = 3'b000; // addition
11         2'b01: ALUControl = 3'b001; // subtraction
12         default: case(funct3) // R-type or I-type ALU
13             3'b000: if (RtypeSub)
14                 ALUControl = 3'b001; // sub
15             else ALUControl = 3'b000; // add, addi
16             3'b011: ALUControl = 3'b101; // slt, sltu
17             3'b110: ALUControl = 3'b011; // or, ori
18             3'b111: ALUControl = 3'b010; // and, andi
19             default: ALUControl = 3'bxxx; // ???
20         endcase
21     endcase
22
23 endmodule

```

```
1  module TB();
2
3      logic clk,rst;
4      logic [6:0] display;
5      logic [7:0] seg;
6
7      RiscV_SS_Processor CEP(clk,rst,seg,display);
8
9      initial begin
10         clk = 0;
11         forever #10 clk = ~clk; //Time Period for 100MHz
12     end
13
14     initial begin
15         rst = 1;
16         @(posedge clk);
17         rst = 0;
18         repeat (240) @(posedge clk);
19         $stop;
20     end
21
22 endmodule
```

