Name: Muhammad Aziz Haider EE-272L Digital Systems Design

Reg. No: 2020-EE-172 Marks Obtained: _____

CEP Manual

Single Cycle RISC-V Processor for GCD

Truth Table for Controller

Instruction	opcode	RegWrite	ImmSrc	ALUSrc	ResultSrc	ALUOp
I-Type lw	0000011	1	0	1	1	00
I-Type addi	0010011	1	0	1	0	10
R-Type	0110011	1	Х	0	0	10
В-Туре	1100011	0	1	0	х	01

Instruction	ALUOp	func3	RtypeSub = op[5] & func7[5]	ALUControl
lw	00	х	Х	000
add - addi	10	000	0	000
sub	10	000	1	001
sltu	10	000	X	101
bne	01	Х	X	001
beq	01	Χ	X	001

Decreasing frequency of the clock



Reading Instructions from Instruction Memory

↓ /TB/CEP/dk ↓ /TB/CEP/rst	1'h1 1'h0	A.A.	\sim			man
/TB/CEP/SCDP/PC	32'h0000004c	(0000004	(00000008	(0000000c	(00000010	(0000014
	32'h00108063	()(00102103	(00202183	(00302203	(00402283	(00128293

Controller Signals



Branch Comparator

■ /TB/CEP/SCDP/BC/A	32h00000003	(00000000				(00000000	00000006	(00000000	00000003	00000006	(00000000
→ /TB/CEP/SCDP/BC/B	32'h00000003	00000006	(00000003	(00000000	(00000006	00000001	00000003	(00000000		00000003	(00000000)
/TB/CEP/SCDP/BC/Branch	1h1										
■- /TB/CEP/SCDP/BC/func3	3'h0	(2			(o		(з	(1		χο	
/TB/CEP/SCDP/BC/PCSrc	1h1							1			
/TB/CEP/SCDP/BC/beq	1h1								fi L		
/TB/CEP/SCDP/BC/bne	1'h0			5 I I				5 I			5 I T


LUTs Used

30	+	+	-+-		+		+		+
31	Site Type					Available	•		İ
32	+	+	-+-		+		+		+
33	Slice LUTs*	320	I	0	I	63400	I	0.50	I
34	LUT as Logic	1 272	1	0	I	63400	I	0.43	1
35	LUT as Memory	48	1	0	I	19000	1	0.25	I
36	LUT as Distributed RAM	48	1	0	I		I		1
37	LUT as Shift Register	1 0	1	0	I		I		I
38	Slice Registers	8	1	0	I	126800	I	<0.01	1
39	Register as Flip Flop	8	1	0	1	126800	1	<0.01	1
40	Register as Latch	1 0	1	0	1	126800	I	0.00	I
41	F7 Muxes	1 0	1	0	I	31700	I	0.00	I
42	F8 Muxes	1 0	1	0	1	15850	I	0.00	1
43	+	+	-+-		+		+		+


I/O Specifics

89	4	. IO and GT Specific									
90											
91											
92	+-		+		+		+		+-		+
93	-1	Site Type	1	Used	I	Fixed	I	Available	I	Util%	1
94	+-		+		+		+		+-		+
95	1	Bonded IOB	١	16	I	0	I	210	I	7.62	1
96	-1	Bonded IPADs	I	0	I	0	I	2	I	0.00	1
97	1	PHY_CONTROL	1	0	I	0	I	6	I	0.00	1
98	-1	PHASER_REF	I	0	I	0	I	6	I	0.00	1
99	-1	OUT_FIFO	I	0	I	0	I	24	I	0.00	1
100	1	IN_FIFO	1	0	I	0	I	24	I	0.00	1
101	-1	IDELAYCTRL	I	0	I	0	I	6	I	0.00	1
102	1	IBUFDS	1	0	I	0	I	202	I	0.00	1
103	1	PHASER_OUT/PHASER_OUT_PHY	1	0	I	0	I	24	I	0.00	I
104	-1	PHASER_IN/PHASER_IN_PHY	I	0	I	0	I	24	I	0.00	1
105	1	IDELAYE2/IDELAYE2_FINEDELAY	1	0	1	0	I	300	I	0.00	1
106	1	ILOGIC	1	0	I	0	١	210	I	0.00	1
107	-1	OLOGIC	I	0	I	0	I	210	I	0.00	1
108	+-		+		+		+		+-		+

Pre Implementation Delay



Post Implementation Delay



```
lw x1, 0(x0)
        1w x2, 1(x0)
 3
        lw x3, 2(x0)
        lw x4, 3(x0)
lw x5, 4(x0)
 4
 5
        addi x5, x5, 1
 6
 7
        check: beq x3,
                                  x5, result
 8
        sltu x6, x1, x2
       bne x6, x0, swap
 9
10
       bne x2, x0, subtract
11
        addi x3, x3,1
12
       beq x0, x0, check
13 swap: add x7, x1, x0
14 add x1, x2, x0
15 add x2, x7, x0
16 beq x0, x0, check
17 subtract: sub x1, x1, x2
18 beq x0, x0, check
19 result: add x4, x1, x0
```

19 result: add x4, x1, x0

20 beq x1,x1,0

```
module RiscV SS Processor(input logic clk, rst,
     output logic [7:0] seg,
 3
     output logic [6:0] display);
 4
 5
         logic [31:0] Instr,outz;
 6
         logic RegWrite, ImmSrc, ALUSrc, ResultSrc,Branch;
 7
         logic [2:0] ALUControl;
         logic clk_25MHz;
8
9
10
         //we need 25MHz clock for our single cycle processor
11
         FrequencyDivider FD(clk,clk 25MHz);
12
1.3
         DataPath
         SCDP(outz,Instr,ALUControl,Branch,RegWrite,ImmSrc,ResultSrc,ALUSrc,clk 25MHz,rst);
14
         Controller SCC(Instr,ALUControl,ResultSrc,RegWrite,ImmSrc,Branch,ALUSrc);
15
16
         //4x7 Decoder for Character Display on FPGA
17
         always @(*) begin
18
             case (outz)
19
                 0: display = 7'b10000000;
20
                 1: display = 7'b1111001;
21
                 2: display = 7'b0100100;
22
                 3: display = 7'b0110000;
23
                 5: display = 7'b0011001;
                 6: display = 7'b0010010;
24
25
                 7: display = 7'b0000010;
                 8: display = 7'b1111000;
26
                 9: display = 7'b0000000;
27
28
                 default: display = 7'b1111111;
29
             endcase
30
         end
31
32
         //Assigning seg like this because we need to use only one character on FPGA
33
         assign seg = 8'b111111110;
34
35
     endmodule
```

```
1
    module FrequencyDivider(input logic clk, output logic reduced clk);
2
3
        //FPGA gives us a clock frequency of 100MHz
        //We need 25 MHz for our single cycle risc v processor
4
5
        //We use two T-flip flops for that purpose
6
        //Basically T flip flop is a bit counter (synchronous) with enable
7
8
        logic [1:0] t = 0;
9
         always ff @(posedge clk) begin
10
         t[0] \le #1 t[0] + 1;
11
        end
12
13
         always_ff @(posedge t) begin
14
             t[\overline{1}] \le #1 t[1] + 1;
15
         end
16
         assign reduced_clk = t[1];
17
18
     endmodule
```

```
module DataPath (
     output logic [31:0] y,
     output logic [31:0] Instr,
     input logic [2:0] ALUControl,
 5
     input logic Branch,RegWrite,ImmSrc,ResultSrc,ALUSrc,clk,rst);
 6
 7
         logic [31:0] PCNext;
8
         logic [31:0] PCPlus4,PCTarget;
9
10
         //PC Counter
11
         logic [31:0] PC = 0;
12
         always_ff @(posedge clk) begin
             PC <= #1 PCNext;
13
14
         end
15
16
         //Adder for PC
17
         always comb begin
             PCPlus4 = PC + 4;
18
19
         end
20
21
         InstructionMemory IM(PC,Instr); //Instruction Memory
22
23
         logic [31:0] SrcA,SrcB,RD2;
24
         logic [31:0] Result;
25
26
         RegisterFile
         RF(SrcA,RD2,Result,Instr[19:15],Instr[24:20],Instr[11:7],RegWrite,clk,rst);
         //Register File
27
28
         //Immediate Generator and extender to 32 bits
29
         logic [31:0] ImmExt;
30
         ImmediateGen IG(ImmSrc,Instr,ImmExt);
31
32
         //Adder for Branching
33
         always comb begin
34
             PCTarget = PC + ImmExt;
35
         end
36
37
         //Comparator for branching if beq or bne occurs
38
         logic PCSrc;
39
         BranchComparator BC(SrcA,RD2,Branch,Instr[14:12],PCSrc);
40
41
         //mux for Source 2 of ALU
42
         always comb begin
43
             case (ALUSrc)
44
             0: SrcB = RD2;
45
             1: SrcB = ImmExt;
46
             endcase
47
         end
48
49
         //mux for PC Counter
50
         always_comb begin
51
             case (PCSrc)
52
             0: PCNext = PCPlus4;
53
             1: PCNext = PCTarget;
54
             endcase
55
         end
56
57
         //Algorithmic Logic Unit
58
         logic [31:0] ALUResult;
59
         ALU LogicUnit (SrcA, SrcB, ALUControl, ALUResult);
60
61
         //Data Memory
62
         logic [31:0] ReadData;
63
         DataMemory DM (ALUResult, ReadData);
64
65
         //Mux for Result Source of Instruction
66
         always comb begin
67
             case(ResultSrc)
```

```
68
           0: Result = ALUResult;
        1: Result = ReadData; endcase
69
70
71
        end
72
73
        //Using this variable for output
        always_comb begin
y = SrcA;
74
75
76
         end
77
78
   endmodule
```

```
1 module InstructionMemory(
2 input logic [31:0] PC,
3 output logic [31:0] Instr);
5
        logic [31:0] InstrMem [31:0]; //2D Array
6
7
        initial begin
8
            $readmemb("C:/Users/PC/OneDrive/Desktop/CEP/Codes/IM Data.mem",InstrMem);
9
        end
10
11
        always_comb begin
            Instr = InstrMem[PC[31:2]];
12
        end
13
14
15
   endmodule
```

1	000000000000000000000000000000000011
2	000000000010000010000100000011
3	000000000100000010000110000011
4	000000000110000001000100000011
5	0000000010000000010001010000011
6	0000000000100101000001010010011
7	00000010010100011000100001100011
8	0000000001000001011001100110011
9	0000000000000110001100001100011
10	0000000000000010001111001100011
11	0000000000100011000000110010011
12	1111111000000000000011011100011
13	0000000000000000111011011
14	000000000000001000000010110011
15	0000000000000111000000100110011
16	11111100000000000000111011100011
17	010000000100000100000010110011
18	1111110000000000000010111100011
19	000000000000000010000110011
20	0000000000100001000000001100011
21	000000000000000000000000000000000000000
22	000000000000000000000000000000000000000
23	000000000000000000000000000000000000000
24	000000000000000000000000000000000000000
25	000000000000000000000000000000000000000
26	000000000000000000000000000000000000000
27	000000000000000000000000000000000000000
28	000000000000000000000000000000000000000
29	000000000000000000000000000000000000000
30	000000000000000000000000000000000000000
31	000000000000000000000000000000000000000
32	000000000000000000000000000000000000000

```
module RegisterFile(
     output logic [31:0] RD1, RD2,
     input logic [31:0] WD3,
     input logic [4:0] A1, A2, A3,
     input logic RegWrite, clk, rst);
 5
 7
         logic [31:0] memory [31:0]; //2D Array
8
         //mux 1
9
         always comb begin
10
             if(A1==0) RD1 = 0;
11
             else RD1 = memory[A1];
12
         end
13
         //mux 2
14
         always comb begin
15
             if(A2==0) RD2 = 0;
16
             else RD2 = memory[A2];
17
         end
18
19
         //Writing data to register file
20
         always ff @(posedge clk) begin
21
             if(rst) begin //Added reset for the purpose of simulation
22
                 for (int i = 0; i <= 31; i += 1) memory[i] <= #1 0;</pre>
23
             end
24
             else if (RegWrite) memory[A3] <= #1 WD3;</pre>
25
         end
26
27
```

endmodule

```
1
    module ImmediateGen(
 2
     input logic ImmSrc,
 3
     input logic [31:0] Instr,
     output logic [31:0] Imm);
 4
 5
 6
         always_comb begin
 7
             case(ImmSrc)
 8
                 1'b0: Imm = {{20{Instr[31]}}, Instr[31:20]}; //If the Immediate is I type
9
                 1'b1: Imm = {{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0};
                 //If the Immediate is B type
                 default: Imm = 32'bx; // undefined
10
11
             endcase
12
         end
13
14
    endmodule
```

```
1
    module ALU(
2
    input logic [31:0] A,B,
3
     input logic [2:0] sel,
4
     output logic [31:0] result);
5
 6
        always_comb begin
7
            case (sel)
8
             3'b000:result = A + B; //AND
9
            3'b001:result = A - B; //SUB
10
            3'b010:result = A | B; //OR
11
            3'b011:result = A ^ B; //XOR
            3'b100:result = A & B; //AND
12
13
             3'b101:result = A < B; //SLTU</pre>
14
             default: result = A + B;
15
             endcase
16
        end
17
18
    endmodule
```

```
module BranchComparator(input logic [31:0] A,B,
     input logic Branch,
 3
     input logic [2:0]func3,
 4
    output logic PCSrc);
 5
 6
         logic beq,bne;
 7
8
         always_comb begin
9
             if (A == B) begin
10
                 beq = 1; //Set beq = 1 if the statements are equa
11
                 bne = 0;
12
                 end
13
             else begin
14
                 beq = 0; //Otherwise set bne = 1 if statements are not equal
15
                 bne = 1;
16
                 end
17
         end
18
19
         always_comb begin
20
             case({Branch, func3})
21
             4'b0 000: PCSrc = 1'b0; //add - addi - sub
22
            4'b0 010: PCSrc = 1'b0; //lw
23
            4'b0 011: PCSrc = 1'b0; //sltu
24
             4'b1 000: PCSrc = beq;
             4'b1 001: PCSrc = bne;
25
26
             default: PCSrc = 1'bx;
27
             endcase
28
         end
29
30
    endmodule
```

```
1 module DataMemory(
2 input logic [31:0] A,
3 output logic [31:0] RD);
4
5
        logic [31:0] DataMem [31:0]; //2D Array
6
7
        //Instantiating the data memory
8
        initial begin
9
            $readmemh("C:/Users/PC/OneDrive/Desktop/CEP/Codes/DM Data.mem",DataMem);
10
        end
11
12
        always_comb begin
13
            RD = DataMem[A[4:0]]; //Reading Data from Data Memory
14
        end
15
16
   endmodule
```

```
module Controller(
input logic [31:0] Instr,
output logic [2:0] ALUControl,
output logic ResultSrc,RegWrite,ImmSrc,Branch,ALUSrc);

logic [1:0] ALUOp;
//Calling two modules into controller
MainDecoder MD(Instr[6:0],RegWrite,ImmSrc,ResultSrc,Branch,ALUSrc,ALUOp);
ALUDecoder AD(ALUOp,Instr[5],Instr[30],Instr[14:12],ALUControl);

endmodule
```

```
module MainDecoder(input logic [6:0] op,
    output logic RegWrite,ImmSrc,ResultSrc,Branch,ALUSrc,
 3
    output logic [1:0] ALUOp);
 4
 5
         logic [6:0] control;
         assign {RegWrite,ImmSrc,ResultSrc,ALUSrc,ALUOp,Branch} = control; //Concatenate the
 6
        output to make coding easy
 7
8
         always comb begin
9
            case (op)
10
             //I-type lw instruction
11
            7'b0000011: control = 7'b1 0 1 1 00 0;
12
             //I-type addi instructions
13
            7'b0010011: control = 7'b1 0 0 1 10 0;
14
             //R-type
15
             7'b0110011: control = 7'b1 x 0 0 10 0;
16
             //B-type
17
             7'b1100011: control = 7'b0_1_x_1_01_1;
18
             default: control = 7'bx x x x xx x;
19
             endcase
20
         end
21
```

22

endmodule

```
module ALUDecoder(input logic [1:0] ALUOp,
     input logic opb5, funct7b5, input logic [2:0] funct3,
 3
     output logic [2:0] ALUControl);
 4
 5
      logic RtypeSub;
 6
      assign RtypeSub = funct7b5 & opb5; // TRUE for R-type subtract
 7
8
     always_comb
9
         case (ALUOp)
10
             2'b00: ALUControl = 3'b000; // addition
              2'b01: ALUControl = 3'b001; // subtraction
11
12
              default: case(funct3) // R-type or I-type ALU
13
                      3'b000: if (RtypeSub)
                      ALUControl = 3'b001; // sub
14
15
                      else ALUControl = 3'b000; // add, addi
16
                      3'b011: ALUControl = 3'b101; // slt, sltu
                      3'b110: ALUControl = 3'b011; // or, ori
17
18
                      3'b111: ALUControl = 3'b010; // and, andi
19
                      default: ALUControl = 3'bxxx; // ???
20
                      endcase
21
          endcase
22
```

endmodule

23

```
1
    module TB();
2
3
         logic clk,rst;
4
         logic [6:0] display;
5
         logic [7:0] seg;
6
7
        RiscV_SS_Processor CEP(clk,rst,seg,display);
8
9
         initial begin
10
            clk = 0;
11
             forever #10 clk = ~clk; //Time Period for 100MHz
12
         end
13
14
         initial begin
15
            rst = 1;
            @(posedge clk);
16
17
            rst = 0;
18
            repeat (240) @(posedge clk);
19
             $stop;
20
         end
21
22
   endmodule
```

