
Digital Design and Computer Architecture, RISC-V Edition

David M. Harris and Sarah L. Harris



Chapter 7 :: Microarchitecture


- Introduction
- Performance Analysis
- Single-Cycle Processor
- Multicycle Processor
- Pipelined Processor
- Advanced Microarchitecture





Introduction

- Microarchitecture: how to implement an architecture in hardware
- Processor:
 - Datapath: functional blocks
 - Control: control signals





Microarchitecture

- Multiple implementations for a single architecture:
 - Single-cycle: Each instruction executes in a single cycle
 - Multicycle: Each instruction is broken up into series of shorter steps
 - Pipelined: Each instruction broken up into series of steps & multiple instructions execute at once

Processor Performance

Program execution time

Execution Time = (#instructions)(cycles/instruction)(seconds/cycle)

Definitions:

- CPI: Cycles/instruction
- clock period: seconds/cycle
- IPC: instructions/cycle = IPC

Challenge is to satisfy constraints of:

- Cost
- Power
- Performance



RISC-V Processor

- Consider subset of RISC-V instructions:
 - R-type instructions:
 - add, sub, and, or, slt
 - I-type instruction:
 - 1w
 - S-type instruction:
 - SW
 - B-type instructions:
 - beq


Architectural State Elements

Determines everything about a processor:

- Architectural state:
 - 32 registers
 - PC
 - Memory



RISC-V Architectural State Elements



Single-Cycle RISC-V Processor

- Datapath
- Control

Single-Cycle RISC-V Processor

- Datapath
- Control

RISC-V Processor

- R-type instructions:
 - add, sub, and, or, slt
- 31:25
 24:20
 19:15
 14:12
 11:7
 6:0

 funct7
 rs2
 rs1
 funct3
 rd
 op

 7 bits
 5 bits
 5 bits
 3 bits
 5 bits
 7 bits

R-Type

- I-type instruction:
 - 1w
- S-type instruction:
 - sw
- B-type instructions:
 - -beq


i-i ype					
31:20	19:15	14:12	11:7	6:0	
imm _{11:0}	rs1	funct3	rd	op	
12 bits	5 bits	3 bits	5 bits	7 bits	


24:20 31:25 11:7 6:0 rs2 funct3 rs1 imm_{11:5} $imm_{4\cdot0}$ op 7 bits 5 bits 5 bits 3 bits 5 bits 7 bits

B-Type					
31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits



Single-Cycle RISC-V Datapath





Single-Cycle RISC-V Processor

- Datapath: start with lw instruction
- Example: lw t2, -8(s3) lw rd, imm(rs1)


I-Type


31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits



Single-Cycle Datapath: 1w fetch


STEP 1: Fetch instruction






Single-Cycle Datapath: 1w Reg Read

STEP 2: Read source operand (**rs1**) from RF






I-Type					
31:20	19:15	14:12	11:7	6:0	
imm _{11:0}	rs1	funct3	rd	op	
12 bits	5 bits	3 bits	5 bits	7 bits	


lw rd, imm(rs1)



Single-Cycle Datapath: 1w Immediate


STEP 3: Extend the immediate






Single-Cycle Datapath: 1w Address

STEP 4: Compute the memory address




Single-Cycle Datapath: LDR Mem Read

STEP 5: Read data from memory and write it back to register file



Single-Cycle Datapath: PC Increment

STEP 6: Determine address of next instruction



Single-Cycle Datapath: SW

Expand datapath to handle SW:

- Write data in rs2 to memory
- Example: sw t2, 0xc(s3)
 sw rs2, imm(rs1)


S-Type

	31:25	24:20	19:15	14:12	11:7	6:0
	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
•	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits



Single-Cycle Datapath: Data-processing

- Immediate: now in {instr[31:25], instr[11:7]}
- Add control signals: ImmSrc, MemWrite



S-Type

21.05	24.20	19:15	14:12	11:7	6.0
31:25					6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

sw rs2, imm(rs1)



Single-Cycle Datapath: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, instr[31:20]}	I-Type
1	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type



31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

S-Type

	31:25	24:20	19:15	14:12	11:7	6:0
	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	ор
,	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits



Single-Cycle Datapath: R-Type

- Instructions: add, sub, and, or, slt,
- Example: add s1, s2, s3
 op rd, rs1, rs2


R-Type

31:25	24:20	19:15	14:12	11:7	6:0
funct7	rs2	rs1	funct3	rd	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits



Single-Cycle Datapath: R-Type

Read from rs1 and rs2 (instead of imm)



R-Type


31:25	24:20	19:15	14:12	11:7	6:0
funct7	rs2	rs1	funct3	rd	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits


add rd, rs1, rs2



Single-Cycle Datapath: beq

Calculate branch target address: PCTarget = PC + imm





beq rs1, rs2, Label



Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type



31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

S-Type


_	31:25	24:20	19:15	14:12	11:7	6:0
	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

B-Type

31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits




Single-Cycle RISC-V Processor






Single-Cycle Control






Control Unit: Main Decoder

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01






Review: ALU



ALUControl _{2:0}	Function
000	A & B
001	A B
010	A + B
110	A - B
111	SLT


Review: ALU



ALUControl _{2:0}	Function
000	A & B
001	A B
010	A + B
110	A - B
111	SLT




Single-Cycle Control: ALU Decoder





Control Unit: ALU Decoder


ALUOp	op ₅	funct3	funct7 ₅	Instruction	ALUControl _{2:0}
00	X	X	X	lw, sw	010 (add)
01	X	X	X	beq	110 (subtract)
10	X	000	0	add	010 (add)
	1	000	1	sub	110 (subtract)
	X	010	0	slt	111 (set less than)
	X	110	0	or	001 (or)
	X	111	0	slt	000 (and)






Example: or

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10





Example: or






Extended Functionality: addi

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	beq	0	10	0	0	X	1	01
19	addi	1	00	1	0	0	0	10




Extended Functionality: addi

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	addi	1	00	1	0	0	0	10





Extended Functionality: jal



Single-Cycle Datapath: ImmExt

ImmSrc _{1:0}	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	В-Туре
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type

I-Type

31:20	19:15	14:12	11:7	6:0
imm _{11:0}	rs1	funct3	rd	ор
12 bits	5 bits	3 bits	5 bits	7 bits

B-Type

			<i>J</i> .		
31:25	24:20	19:15	14:12	11:7	6:0
imm _{12,10:5}	rs2	rs1	funct3	imm _{4:1,11}	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

S-Type

			<i>J</i> .		
31:25	24:20	19:15	14:12	11:7	6:0
imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
7 bits	5 bits	5 hits	3 hits	5 bits	7 hits

J-Type

31:12	11:7	6:0	_
imm _{20,10:1,11,19:12}	rd	op	
20 bits	5 bits	7 bits	_




Extended Functionality: jal

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	PCUpdate
3	lw	1	00	1	0	10	0	00	0
35	sw	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	01	0	10	0
99	beq	0	10	0	0	XX	1	01	0
19	addi	1	00	1	0	01	0	10	0
111	jal	0	11	X	0	00	0	XX	1

Extended Functionality: jal

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	PCUpdate
111	jal	0	11	X	0	00	0	XX	1






Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C

Single-Cycle Performance



T_c limited by critical path (1w)



Single-Cycle Performance

Single-cycle critical path:

$$T_{cl} = t_{pcq_PC} + t_{mem} + \max[t_{mux} + t_{RFread}, t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

Typically, limiting paths are:

- memory, ALU, register file

$$-T_{cl} = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq_ ext{PC}}$	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	t_{RF} read	100
Register file setup	t_{RF} setup	60

$$T_{c1} = ?$$



Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	40
Register setup	$t_{ m setup}$	50
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	120
Decoder (Control Unit)	$t_{ m dec}$	70
Memory read	$t_{ m mem}$	200
Register file read	t_{RF} read	100
Register file setup	t_{RF} setup	60

$$T_{c1} = t_{pcq_PC} + 2t_{mem} + t_{dec} + t_{RFread} + t_{ALU} + 2t_{mux} + t_{RFsetup}$$

= $[50 + 2(200) + 70 + 100 + 120 + 2(25) + 60]$ ps
= **840 ps**



Single-Cycle Performance Example

Program with 100 billion instructions:

Execution Time = # instructions x CPI x
$$T_C$$

= $(100 \times 10^9)(1)(840 \times 10^{-12} \text{ s})$
= 84 seconds

Single-cycle:

- + simple
- cycle time limited by longest instruction (lw)
- separate memories for instruction and data
- 3 adders/ALUs
- Multicycle processor addresses these issues by breaking instruction into shorter steps
 - shorter instructions take fewer steps
 - o can re-use hardware
 - o cycle time is faster



Single-cycle:

- + simple
- cycle time limited by longest instruction (LDR)
- separate memories for instruction and data
- 3 adders/ALUs

Multicycle:

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times



Single-cycle:

- + simple
- cycle time limited by longest instruction (LDR)
- separate memories for instruction and data
- 3 adders/ALUs

Multicycle:

- + higher clock speed
- + simpler instructions run faster
- + reuse expensive hardware on multiple cycles
- sequencing overhead paid many times


Same design steps as single-cycle:


- first datapath
- then control



Multicycle State Elements


Replace Instruction and Data memories with a single unified memory – more realistic






Multicycle Datapath: Instruction Fetch

STEP 1: Fetch instruction




Multicycle Datapath: 1w get sources


STEP 2: Read source operand from RF and extend immediate



Multicycle Datapath: 1w Address

STEP 3: Compute the memory address







lw rd, imm(rs1)



Multicycle Datapath: 1w Memory Read

STEP 4: Read data from memory







lw rd, imm(rs1)



Multicycle Datapath: 1w Write Register

STEP 5: Write data back to register file






lw rd, imm(rs1)




Multicycle Datapath: Increment PC

STEP 6: Increment PC: PC = PC+4




Multicycle Datapath: SW

Write data in rs2 to memory




Multicycle Datapath: SW

Write data in rs2 to memory




Multicycle Datapath: beq

Calculate branch target address: BTA = PC + imm




PC was already updated in Fetch stage, so need to save old PC








Multicycle Control






Multicycle Control



ALU Decoder same as single-cycle




Multicycle Control: Instr Decoder




op	Instruction	ImmSrc
3	lw	00
35	sw	01
51	R-type	XX
99	beq	10








Multicycle Control: Main FSM






Main Controller FSM: Fetch






Main Controller FSM: Decode







Main Controller FSM: Address






Main Controller FSM: Read Memory








Main Controller FSM: Write RF






Main Controller FSM: Write RF






Main Controller FSM: Fetch Revisited



- ALU isn't being used
- Use ALU to calculate PC+4

Main Controller FSM: Fetch Revisited





Main Controller FSM: Fetch Revisited

