

# DEADLOCKS

- ↳ SET OF BLOCKED PROCESSES, EACH HOLDING A RESOURCE AND WAITING TO ACQUIRE A RESOURCE, HELD BY ANOTHER PROCESS

IF ANY 1 NOT THERE  
NO DEADLOCK SITUATION


## 4 Deadlock necessary conditions

1. Mutual Exclusion      no resource can be used by more than 1 process at a time

2. NO Preemption      1 process is holding a resource and second process comes and try to preempt resource to it, this shouldnt occur

3. Hold and Wait      P1 holding R1, wants R2;  
P2 holding R2, wants R1.


4. Circular Wait      loop must exist




## Resource Allocation Graph (RAG)

TO DETECT  
DEADLOCKS

↳ whenever there is a deadlock or not, to represent we use RAG



## SINGLE INSTANCE RAG



	Allocate		Request	
	R1	R2	R1	R2
P1	1	0	0	1
P2	0	1	1	0

Availability =  $(\frac{1}{2}, \frac{1}{2})$  → means no resource available

DEAD LOCK SITUATION



	Allocate		Request	
	R1	R2	R1	R2
P1	1	0	0	0
P2	0	1	0	0
P3	0	0	1	1

Availability =  $(\frac{1}{2}, \frac{1}{2})$   
 $(\frac{1}{2}, 0)$   
 $(1, \frac{1}{2})$

$P_1 \rightarrow P_2 \rightarrow P_3$

NO DEADLOCK

## MULTI INSTANCE RAG



	Allocate		Request	
	R1	R2	R1	R2
P1	1	0	0	1
P2	0	1	1	0
P3	0	1	0	0

Curr Availability =  $(\frac{1}{2}, \frac{1}{2})$   
 $(0, 1)$   
 $(1, 1)$

resources freed  
 $(0, 1)$  = R1, R2 both 2 available  
 $(1, 1)$  = R1, R2 both 1 available  
 $(1, 1)$

	Allocated		Request	
	R1	R2	R3	
P0	1	0	1	
P1	1	1	0	
P2	0	1	0	
P3	0	1	0	

Curr Availability =  $(0, 0, 1)$

$P_3 \rightarrow P_2 \rightarrow P_1 \rightarrow P_3$

(0, 1, 1)
(1, 1, 2)
(2, 2, 2)
(2, 3, 2)

# Various methods to handle deadlock

## 1. Deadlock Ignorance (Ostrich method)

↳ just ignore deadlock as deadlock occurs ~~rarely~~

so why write an algo...

which will reduce performance → as we want more speed

if occurs just restart system

widely used



## 2. Deadlock Prevention

↳ before deadlock occurs try to find solution

by removing all 4 or any 1 of the necessary deadlock conditions

FAIL ANY ONE

### 1. Mutual Exclusion

↳ make all resources sharable

can't be held - for CPU demanding  
at most one resource can be held

### 3. Hold and Wait

↳ give a process all its demanding  
before doing anything

↳ if it can't get all resource  
then get none

- Each philosopher tries to get both chopsticks, but if only one is available, put it down and try again later

### 2. No Preemption

↳ make preempted using  
a time quantum

• To attack the no preemption condition:  
- If a process is currently executing and currently available, block it but also take away its time quantum  
- Add the preempted resources to the list of resource the blocked process is waiting for

### 4. Circular Wait

↳ order all resources

↳ assign each resource a priority

↳ make processes acquire resources  
in priority order

Resources

1. Printer
2. Scanner
3. CPU
4. RAM

## 4. Deadlock Detection & Recovery

↳ allow system to enter deadlock state

↳ detect deadlock

↳ recover deadlock

↳ kill the process

then check if still deadlock  
if yes then repeat

### ↳ Resource Preemption

preempt a resource from a process

1. Selecting a victim - minimize cost

2. Rollback - return to some safe state, restart process for that state

3. Starvation - same process may always be picked as victim, include number of rollback in cost factor

## 3. Deadlock Avoidance (Bankers Algo)

↳ when we give resources to a process, we check if it's safe or not

### 1. Process Initiation Denial

→ not optimal as assumes the worst

↳ process only starts if max claims

of all current + new processes can be met

### 2. Resource Allocation Denial

↳ aka Bankers Algorithm

1. Safe state → no deadlocks

2. Unsafe state → possibility of deadlock

3. Avoidance → ensures system will never enter unsafe state

## Bankers Algo

used by  
Deadlock Avoidance  
Deadlock Detection

Process	Allocation			Max need	Current Available	Remaining Need			
	CPU	Memory	Printer			A	B	C	
Resources	A	B	C	A	B	C	A	B	C
P <sub>1</sub>	0	1	0	7	5	3	7	4	3 → 3
P <sub>2</sub>	2	0	0	3	2	2	1	2	2 → as max and remaining possible
P <sub>3</sub>	3	0	2	9	0	2	6	0	0 → 4
P <sub>4</sub>	2	1	1	4	2	2	2	1	1 → 2
P <sub>5</sub>	0	0	2	5	3	3	5	3	1 → 5
	7	2	5		10	5			

3 diff type resources  
A=10, B=5, C=7  
freed allocated resources  
→ total  
→ allocated  
max need - allocation  
Remaining Need  
Unfill this section last using remaining need

Safe sequence : P<sub>2</sub> → P<sub>4</sub> → P<sub>1</sub> → P<sub>3</sub> → P<sub>5</sub> → can have multiple sequences

## Livelock

↳ similar to deadlock except

processes never realise they are blocked

they change their regard

- For example, consider two processes each waiting for a resource the other has but waiting in a non-blocking manner.
- When each learns they cannot continue they release their held resource and sleep for 30 seconds, then they retrieve their original resource followed by trying to the resource the other process held, they left, then reacquired.
- Since both processes are trying to cope (just badly), this is a livelock.

# Memory Management


5.2

## HOW DEGREE OF MULTIPROGRAMMING RELATES TO MEMORY MANAGEMENT

### HOW TO MANAGE ALL RESOURCES IN EFFICIENT WAY BY

Method of managing Primary memory as majority of memory is RAM

why?



### Degree of Multiprogramming

- moving more than 1 process in RAM → so whenever CPU needs process to execute, if we have plenty processes available so CPU not idle
- try to keep as many processes in RAM
- greater RAM, greater no. of processes in RAM
- greater degree, greater CPU utilization hence increase RAM

OS

ALLOCATION/DEALLOCATION

SECURITY

E.9

RAM 4mb

Process 4mb

$$\frac{4}{4} = 1 \text{ process}$$



Time for I/O operation  
 $k = 70\%$

$$\text{CPU Utilization} = (1 - k) \rightarrow 30\%$$

RAM 8mb

Process 4mb

$$\frac{8}{4} = 2 \text{ processes}$$




Time for I/O operation  
 $k = 70\%$

$$\text{CPU Utilization} = (1 - k^2) \rightarrow 76\% \quad ?$$

RAM 16mb

Process 4mb

$$\frac{16}{4} = 4 \text{ processes}$$



Time for I/O operation  
 $k = 70\%$

$$\text{CPU Utilization} = (1 - k^4) \rightarrow 94\% \quad ?$$

## Address Binding

The binding of instructions and data to memory address

### 1. Compile time

- ↳ if you know at compile time where the process will reside in memory then **absolute code** can be generated
- ↳ if starting location changes, then necessary to recompile this code

### 2. Load time

- ↳ if you don't know at compile time where the process will reside in memory then **relocable code** must be generated
- ↳ if starting location changes, then only reload user code
- ↳ final binding delayed until **load time**

### 3. Execution time

- ↳ if process can be moved during execution from one memory segment to another then binding delayed until **run time**

**Static linking** – system libraries and program code combined by the loader into the binary program image

**Dynamic linking** – linking postponed until execution time

Small piece of code, **stub**, used to locate the appropriate memory-resident library routine

Stub replaces itself with the address of the routine, and executes the routine

Dynamic linking is particularly useful for libraries

#### Static Linking vs Dynamic Linking

**Windows:**  
.lib vs .dll files

**Linux:**  
.a vs .so files

## Logical address (LA)

- ↳ aka virtual address
- ↳ always generated by CPU

## Physical address (PA)

- ↳ aka absolute address
- ↳ address seen by m/m

## Protection of Process Address space

1. make sure each process has a separate memory space  
as protects processes from each other
2. protection is provided by these two registers
  - ↳ base register: holds smallest physical memory address
  - ↳ limit register: specifies size of range
3. Only OS can load base and limit registers
  - ↳ prevents user programs from changing register contents


## Relocation of Address

- \*base register aka relocation register
- ↳ value of relocation register is added to every address generated by a user process

## Memory management unit (MMU)

- ↳ converts LA into PA

- ↳ page table



5. ~  $\rightarrow$  keep as many no. of processes in RAM  $\rightarrow$  Process in RAM are in Ready state

## Memory Management Techniques

NO SPAN CONSECUTIVE

### CONTINUOUS

static  
Fixed Partition

dynamic  
Variable Partition

SPAN NOT CONSECUTIVE

### NON CONTINUOUS

Paging


Multi-level  
Paging

Invalid  
Paging

Segmentation

Segmented  
Paging

memory block  
(RAM)



Process

Used some portion of in process  
 $\rightarrow$  in one partition and  
the other in another

$\rightarrow$  NO SPAN

## CONTINUOUS MEMORY ALLOCATION

### 1. FIXED PARTITIONING (static partition) $\rightarrow$ EASY TO IMPLEMENT

- ↳ No. of partitions are fixed
- ↳ size of partition may or may not vary
- ↳ stored line wise

### LIMITATIONS

1. Internal Fragmentation  $\rightarrow$  Wastage of memory


2. Limit in Process Size  $\rightarrow$  e.g. 16 MB as it's max size

3. Limitation on Degree of Multiprogramming

$\rightarrow$  e.g. can't accommodate more than 4 processes as no. of partitions are 4

4. External Fragmentation

$\rightarrow$  sum of all space = available space  
but still apt. to accommodate because of continuous mem.



### Processes

P<sub>1</sub> 2 Mb

P<sub>2</sub> 7 Mb

P<sub>3</sub> 7 Mb

P<sub>4</sub> 14 Mb

P<sub>5</sub> 5 Mb


Wastage of memory = sum of sizes of gaps  
can't accommodate  
external fragmentation

## 2 VARIABLE PARTITIONING (dynamic Partition)

- PROS
  - ↳ NO internal fragmentation
  - ↳ NO Limit on Degree of Multiprogramming
  - ↳ NO Limit in Process size
  - ↳ stored line wise

Processes

- P<sub>1</sub> 2 Mb  
P<sub>2</sub> 4 Mb  
P<sub>3</sub> 8 Mb  
P<sub>4</sub> 4 Mb



## LIMITATIONS

1. External Fragmentation → sum of all space = available space but still not able to accommodate because of continuous memory
2. Allocation/Deallocation → complex as memory allocated dynamically at runtime holes

now P<sub>6</sub> = 8 Mb comes where to put it?

External Fragmentation


SOLUTION

COMPACTON →

- ↳ removes external fragmentation
- ↳ removes all holes together

CONS

- ↳ will have to stop all processes to move
- ↳ will have to move by copying which will take a lot of time



## DYNAMIC

### 4 ALGOs to allocate processes in hole

#### First-Fit most convenient

- ↳ allocate the first hole that is big enough
- ↳ always search from top

PRO

Fast

CON



#### Next-Fit

- ↳ same as first fit but start search from last allocated hole

PROS

- ↳ faster than first fit as searches from last allocation

CONS



#### Best-Fit


- ↳ allocate the smallest that is big enough

PROS

- ↳ less internal fragmentation

CONS

- ↳ creates very tiny hole so former processes can't fit in it
- ↳ slow → as searches entire list



#### Worst-Fit


- ↳ allocate the largest that is big enough

PROS

- ↳ creates big holes so former processes can fit in it

CONS

- ↳ great internal fragmentation
- ↳ slow → as searches entire list



## NON CONTINUOUS MEMORY ALLOCATION

↳ holes created dynamically

↳ dividing processes in run time

## TIME CONSUMING

## SOLUTION

## Paging

↳ removes external fragmentation

↳ divide processes into pages

↳ each and every process has a PT

↳ bring some of those pages into M/M (which is divided into frames)

↳ PT will be in m/M



↳ when CPU demands a page/process

↳ search PT to find Page frame

keep changing in  
size  
number




process divided before hand  
in secondary memory

main memory divided  
before hand



PAGE Size = frame Size


as pages go inside from  
so perfect fit



Process size: 4B

Page Size : 2E

$$\text{No of Pages} \cdot \frac{5}{x} = 2$$



M|M size: 16b

frame size = 2 b

$$\text{no of frames} = \frac{16}{2} = 8 \text{ frames}$$

5.10

represents size of process

$$\text{LAS} = 4\text{GB} = 2^3 \times 2^{10} \cdot 2^{32} \rightarrow \text{LA}$$

$$\text{PAS} = 64\text{MB} = 2^4 \times 2^{10} \cdot 2^{26} \rightarrow \text{PA}$$


$$\text{Page size} = 4\text{KB} = 2^2 \times 2^{10} \cdot 2^9$$

$$\text{a) No of pages: } 32-12=20 = 2^{10}$$

$$\text{b) No of frames: } 26-12=14 = 2^4$$

$$\text{c) No of addresses in Page table: } 2^{20} \text{ as no of pages: } 2^{10}$$

$$\text{d) Size of Page table: } 2^{10} \times 14 =$$



Page size = frame size bits pages fit inside frames

No of entries in PT = no of pages

PT size = no of entries  $\times$  size of entry

Word = Byte (unless mentioned)


$$2^{32} = 32 \quad \begin{smallmatrix} 32 \\ \text{bits} \end{smallmatrix}$$

B: 8 bits  $\rightarrow$  so no need to convert

$$K = 2^{10 \text{ bits}}$$

$$M = 2^{10 \text{ bits}}$$

$$G = 2^{30 \text{ bits}}$$



5.11

$$\text{a) LA} = 7 \text{ bits}$$

$$\text{PA} = 6 \text{ bits}$$



$$\text{Page size} = 8 \text{ words} = 2^3 = 3 \text{ bits}$$

$$\text{a) No of pages: } 7-3-4 = 2^4 = 16$$

$$\text{b) No of frames: } 6-3 = 3 = 2^3 = 8$$

$$\text{c) No of entries in PT: } 16$$

$$\text{d) Size of Page table: } 16 \times 3 =$$




# MEMORY MANAGEMENT UNIT (MMU)

5.12

## ↳ PAGE TABLES

↳ maps logical address to physical address

↳ every process has its own page table



5.13

## 2 level Paging / Hierarchical Paging

↳ if Page table size > page frame size

↳ so can't fit


↳ so divide page table to smaller pages

$$PA/MM = 256 \text{ Mb} \rightarrow 28 \text{ bits}$$

$$LA = 4GB \rightarrow 32 \text{ bits}$$

$$\text{Frame size} = 4KB \rightarrow 2^{12} \text{ bits}$$

$$\text{Page Table Entry} = 2B$$



Page Table size: no of entries × size of entry

$$= 2^{20} \times 2B = 2MB$$

↳ can not fit in frame  
so divide page table further into pages

4KB < 2MB


$$= 2MB = 2 \times 2^{20} = 2^{11} \times 2^9 = 512$$

Page Table size: no of entries × size of entry

$$= 2^9 \times 2B = 1KB$$

↳ can fit in frame

4KB < 1KB



## 5.4 Inverted Paging

as m/m is limited, no of frame is limited

- Instead of each and every process has a PT,

all processes have only 1 PT  $\Rightarrow$  Global Page Table

no of entries in PT = no of frames



## Normal Paging

- each and every process has a PT
- PT will be in m/m

no of entries in PT = no of pages

CON

memory is limited



5.5

$$8) \text{ VAS} = 32 \text{ bits}, \text{ PAGE SIZE} = 4 \text{ KB}, \text{ SYSTEM RAM} = 128 \text{ KB}$$

a) what is the ratio of VT and Inverted PT size if, table entry size = 4B

VA  $\rightarrow$  LA



$$\text{no of VT entries} = 2^{20}$$

$$\text{VT size} = 2^{20} \times 4$$

IPt  $\rightarrow$  PA




$$\text{no of IPt entries} = 2^5$$

$$\text{IPt size} = 2^5 \times 4$$

$$\frac{2^{20} \times 4}{2^5 \times 4} = \frac{2^{16}}{1}$$

## Hashed Page Table



# Virtual Memory


516

## PAGE FAULTS

- ↳ bring some page of each process in RAM to increase DMR
- ↳ now some portion of all processes in RAM
- ↳ if CPU ask for a page that isn't in RAM → Page fault  $\xrightarrow{\text{to fix}}$  Page fault service time
  - ↳ brings page from HDD to MM
  - ↳ take a lot of time
- ↳ so OS gets busy in servicing page fault
- ↳ Performance degrade

## THRASHING

- ↳ page faults > page hit
- ↳ page fault service time → OS busy
- ↳ CPU remains idle for longer
- ↳ CPU utilization decreases



## Degree of multi Programming

- ↳ no of processes in RAM increases
- ↳ CPU utilization increases

if CPU utilization too low

- ↳ increase degree of multiprogramming

## TO AVOID THRASHING


1. Increase size of M/M → difficult to achieve
  - ↳ don't take DMR to more level, decrease it a bit
2. Long term scheduler → ↗?

## Segmentation

- ↳ Process divided into parts/segments
- ↳ then put in M/m

### PRO

- ↳ works from user point of view
- ↳ makes segments according to the code




## Paging

- ↳ Process divided into fixed sized pages
- ↳ then put in M/m


### CON

- ↳ W/o knowing the what's the code we just divide in further pages



- ↳ CPU generates logical address
- ↳ will then asses what code it needs and tell where
- ↳ convert to physical address

LA → MMU → PA



5.10

## VIRTUAL MEMORY

- ↳ gives illusion that a process whose size is larger than the size of m/m can be executed

- ↳ no limitation on


- ↳ no. of processes

- ↳ process size

we currently use

## LOCALITY OF REFERENCE

- ↳ when we bring a page in m/m we bring related pages along with it to



## Demand Paging Steps

1. CPU generates
2. Page invalid → Page fault
  - ↳ Trap generated
  - ↳ Page fault service routine
  - ↳ 3. OS authenticates
    - ↳ OS finds Page in LAS/Harddisk
  - 4. If frame free swap in the page to m/m
    - ↳ not free uses Page Replacement algorithm
  - 5. Updates address in PT
6. CPU given control

## Demand Paging

- PROS
  - ↳ less I/O needed
  - ↳ less memory needed
  - ↳ faster response
  - ↳ more users

(EMAT)

$$\text{effective memory access time} = (P)(\text{Page fault service time}) + (1-P)(\text{m/m access time})$$

Probability of page fault

mostly in milliseconds (ms)

no page fault

mostly in nano seconds (nsec)

## Page fault service routine


To compute the effective access time, we must know how much time is needed to service a page fault. A page fault causes the following sequence to occur:

1. Trap to the operating system.
2. Save the registers and process state.
3. Determine that the interrupt was a page fault.
4. Check that the page reference was legal, and determine the location of the page in secondary storage.
5. Issue a read from the storage to a free frame.
  - a. Wait in a queue until the read request is serviced.
  - b. Wait for the device seek and/or latency time.
  - c. Begin the transfer of the page to a free frame.
6. While waiting, allocate the CPU core to some other process.  
7. Receive an interrupt from the storage I/O subsystem (I/O completed).  
8. Save the registers and process state for the other process (if step 6 is executed).
9. Determine that the interrupt was from the secondary storage device.
10. Correct the page table and other tables to show that the desired page is now in memory.
11. Wait for the CPU core to be allocated to this process again.
12. Restore the registers, process state, and new page table, and then resume the interrupted instruction.

## Page fault service routine with Page Replacement

1. Find the location of the desired page on secondary storage.
2. Find a free frame:
  - a. If there is a free frame, use it.
  - b. If there is no free frame, use a page-replacement algorithm to select a **victim frame**.
  - c. Write the victim frame to secondary storage (if necessary); change the page and frame tables accordingly.
3. Read the desired page into the newly freed frame; change the page and frame tables.
4. Continue the process from where the page fault occurred.

↳ if PT is normal sized



$$\text{Total time} = 2n \rightarrow \text{ideal condition}$$

↳ if PT too big then

Total time will increase

SOLUTION?

## Translation Lookaside Buffer (TLB)

↳ to get faster memory use TLB / cache / buffer

as TLB is faster than RAM, so store PT in TLB

if no page fault

$$EMAT = HIT(TLB + m/m) + MISS(TLB + PT + m/m)$$

same as m/m


↳ used when Hits > Miss

↳ TLB HIT: found corresponding frame for page TLB  $\xrightarrow{\text{frame no}} M/M$

↳ TLB Miss: then normal paging procedure TLB  $\xrightarrow{\text{PT}} M/M$

CON

↳ TLB has limited size



### Q) Paging Scheme TLB

TLB Access time: 10 ns, M/M Access time: 50 ns

What is EMAT (in ns) if, HIT=90% and no page fault

$$EMAT = HIT(TLB + m/m) + MISS(TLB + PT + m/m)$$

$$= 0.9(10 + 50) + 0.1(10 + 50 + 50) = 65 \text{ ns}$$

# 5.22 PAGE REPLACEMENT

↳ In Virtual memory concept

↳ When M/M filled and need to bring new page in M/M

↳ Swap in, swap out

$$\text{Hit ratio} = \frac{\text{no. of hits}}{\text{no. of references}} \times 100$$

$$\text{Miss ratio} = \frac{\text{no. of miss}}{\text{no. of references}} \times 100$$

## 1. FIRST IN FIRST OUT (FIFO)

↳ When page fault occurs, replace page  
which came in first

Q) Reference string: 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 1, 2, 0

$f_3$		1	1	1	X	0	0	0	3	3	3	3	2	2
$f_2$		0	0	0	0	3	3	3	2	2	2	2	X	1
$f_1$	7	7	X	2	2	2	2	4	4	4	0	0	0	0
	*	*	*	*	HIT	*	*	*	*	*	*	*	HIT	*

↓  
MISS

as no space  
replace → as if  
came in first!

Page Hit = 3      Hit ratio =  $\frac{3}{15} \times 100 =$   
Page fault = 12      Miss ratio =  $\frac{12}{15} \times 100 =$

Q) Ref → 1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5

USING 3 FRAMES

$f_3$		3	3	3	2	2	2	2	X	4	4
$f_2$		2	2	X	1	1	1	1	X	3	3
$f_1$	1	1	X	4	4	4	5	5	5	5	5
	*	*	*	*	*	*	*	HIT	HIT	*	*

HITS = 3  
MISS = 9

USING 4 FRAMES

$f_4$		4	4	4	4	4	4	4	3	3	3
$f_3$		3	3	3	3	3	3	3	2	2	2
$f_2$		2	2	2	2	2	X	1	1	1	X
$f_1$	1	1	1	1	1	X	5	5	5	8	4
	*	*	*	*	HIT	HIT	*	*	*	*	*

HITS = 2 → Belady's Anomaly

↳ increasing no of frames  
increased no of page faults

## 2. OPTIMAL PAGE REPLACEMENT

↳ When Page Fault occurs, replace Page

Whos demand is very late in future

0) Ref → 1, 0, 1, 2, 0, 3, 0, 4, 1, 3, 0, 3, 2, 1, 2, 0, 1, 1, 0, 1



$f_1$				2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
$f_2$				1	1	1	1	1	4	4	4	4	4	4	4	1	1	1	1	1
$f_3$				0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
$f_4$				7	7	7	7	7	3	3	3	3	3	3	3	3	3	3	3	3
$h$	*	*	*	*	*	HIT	*	HIT	*	HIT	HIT	HIT	HIT	HIT	HIT	*	HIT	HIT	*	HIT

HIT=12

MISS=8

### 3. LEAST RECENTLY USED (LRU)

## → COUNTING BASED PAGE REPLACEMENT ALGO

↳ When page fault occurs, replace page

which is least recently used in the past

Speed lesser than FIFO  
as searching

0) Ref → 1, 0, 1, 2, 0, 3, 0, 4, 1, 3, 0, 3, 2, 1, 2, 0, 1, 1, 0, 1



$f_1$		2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	2
$f_2$		1	1	1	1	x	4	4	4	4	4	x	1	1	1	1	1
$f_3$		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
$f_4$		7	7	7	7	7	3	3	3	3	3	3	3	3	3	3	3
$b$	*	*	*	*	*	HIT	*	HIT	*	HIT	HIT	HIT	HIT	HIT	*	HIT	HIT

HIT=12

MISS=8

5.16

→ COUNTING BASED  
PAGE REPLACEMENT ALGO

## 4. MOST RECENTLY USED (MRU)

↳ When page fault occurs, replace page

which is most recently used in the past

Q) Ref → 1, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 1, 0, 1

fu			2	2	2	2	2	2	3	3	3	3	2	2	x	0	0	0	0
fs			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
ft			0	0	0	0	3	0	4	4	4	4	4	4	4	4	4	4	4
h	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7
	*	*	*	*	HIT	*	*	*	HIT	*	*	*	*	HIT	HIT	*	HIT	HIT	HIT

HIT = 8  
MISS = 12

## 5. Second chance Algorithm

↳ uses reference bit

↳ FIFO


Ref 1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6

	30	30	30	10	10	10	20	20	21	21	20	20	30	30	30	30	30	30	
	20	20	20	21	20	30	60	60	60	60	60	60	60	60	60	60	60	60	
10	10	10	40	40	40	50	50	50	50	50	50	50	50	50	50	50	50	50	

H

H

H H



### 10.4.5.3 Enhanced Second-Chance Algorithm

We can enhance the second-chance algorithm by considering the reference bit and the modify bit (described in Section 10.4.1) as an ordered pair. With these two bits, we have the following four possible classes:

1. (0, 0) neither recently used nor modified—best page to replace
2. (0, 1) not recently used but modified—not quite as good, because the page will need to be written out before replacement
3. (1, 0) recently used but clean—probably will be used again soon, and the page will be need to be written out to secondary storage before it can be replaced
4. (1, 1) recently used and modified—probably will be used again soon, and the page will be need to be written out to secondary storage before it can be replaced

### Enhance Second Chance

- The major difference between ESC algorithm and the simpler SC algorithm is that here we give preference to those pages that have been modified in order to reduce the number of I/Os required.

## COPY ON WRITE (COW)

↳ instead share pages

↳ Pages that can be modified COW marked

↳ if a P/C wants to write on that shared page



↳ a copy of that page is made as it is modified

access to OG page lost

↳ P/C share pages that are unmodified

PRO

↳ efficient Process creation → all pages aren't duplicated  
only the modified ones are



## MODIFY/DIRTY bit

↳ modify bit with each frame

↳ modify bit = 1

↳ If changes are done

↳ update the changes in HD/  
write back in HD

if v[i] modify		
0	5	1
1		
2		
3		
4		
5		
6		
7		

↳ modify bit = 0

↳ no changes are done

↳ no need to update as copy

already in HD

## PROS

↳ reduces Page fault time

↳ reduce page transfers overhead → only modified pages are written back

## Page and Frame Replacement Algorithms

### Frame-allocation algorithm

- How many frames to give each process
- Which frames to replace

### Page-replacement algorithm

- Want lowest page-fault rate on both first access and re-access

## Allocation of Frames

- Each process needs *minimum* number of frames
- Maximum* of course is total frames in the system
- Two major allocation schemes
  - fixed allocation
  - priority allocation

### Fixed Allocation

**Equal allocation** – For example, if there are 100 frames (after allocating frames for the OS) and 5 processes.

- Keep some as free frame buffer pool
  - Equal Allocation = Number of frames / number of processes
  - EA =  $100/5 = 20$  frames /process

### Proportional Allocation

Proportional allocation – Allocate according to the size of processes

- Dynamic as degree of multiprogramming, process sizes change

$$\begin{aligned}m &= 64 \\s_1 &= 10 \\s_2 &= 127 \\m &= \text{total number of frames} \\a_i &= \text{allocation for } p_i = \frac{s_i}{m} \times m \\a_1 &= \frac{10}{137} \times 64 = 5 \\a_2 &= \frac{127}{137} \times 64 = 59\end{aligned}$$

### Priority Allocation

- Use a proportional allocation scheme using priorities rather than size
- If process  $P_i$  generates a page fault,
  - select for replacement one of its frames
  - select for replacement a frame from a process with lower priority number

### Global vs. Local Allocation

- Global replacement** – process selects a replacement frame from the set of all frames; one process can take a frame from another
  - But then process execution time can vary greatly
  - But greater throughput so more common



- Local replacement** – each process selects from only its own set of allocated frames
  - More consistent per-process performance
  - But possibly underutilized memory



## Non-Uniform Memory Access

### (Cont.)

- Optimal performance comes from allocating memory "close to" the CPU on which the thread is scheduled
  - And modifying the scheduler to schedule the thread on the same system board when possible
  - Solved by Solaris by creating **Igroups**
    - Structure to track CPU / Memory low latency groups
    - Used my schedule and pager
    - When possible schedule all threads of a process and allocate all memory for that process within the Igroup

## Page-Buffering Algorithms

- Keep a pool of free frames, always
  - Then frame available when needed, not found at fault time
  - Read page into free frame and select victim to evict and add to free pool
  - When convenient, evict victim
- Possibly, keep list of modified pages
  - When backing store otherwise idle, write pages there and set to non-dirty
- Possibly, keep free frame contents intact and note what is in them
  - If reference again before reused, no need to load contents again from disk

## Applications and Page Replacement

- All of these algorithms have OS guessing about future page access
- Some applications have better knowledge – i.e. databases
- Memory intensive applications can cause double buffering
- Operating system can give direct access to the disk, getting out of the way of the applications

turn around time: completion - arrival time

Waiting time: Total waiting time - ms process executed - Arrival time

Preemptive

Waiting time = turn around time - burst time

↓  
non preemptive

## AMDAHL'S LAW

↳ speed up in latency of a task execution

$$\text{Speed Up} \leq \frac{1}{S + \frac{\sum_{i=1}^N t_i}{N}}$$

serial     $\rightarrow$  parallel  
 $N$        $\rightarrow$  no. of cores

Page Size = frame size as pages go inside frames

no of entries in PT = no of pages

PT size = no of entries  $\times$  size of entry  $\rightarrow$  no of frames bits

word = byte (unless mentioned)

$$2^{32 \text{ bits}} = 32 \quad \begin{array}{|c|c|c|c|c|c|c|c|} \hline & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ \hline \end{array}$$

B = 8 bits  $\rightarrow$  so no need to convert

$$K = 2^{10 \text{ bits}}$$

$$M = 2^{20 \text{ bits}}$$

$$G = 2^{30 \text{ bits}}$$

if no page fault

$$\text{EMAT} = \text{HIT}(\text{TLB} + m/m) + \text{MISS}(\text{TLB} + \text{PT} + m/m)$$

same as m/m

(EMAT)

$$\text{effective memory access time} = (P)(\text{page fault service time}) + (1-P)(m/m \text{ access time})$$

Probability of Page Fault

mostly in milliseconds

no page fault

mostly in nano seconds

## Multilevel Queue Scheduling

scheduling algorithms for situations in which processes are classified in different groups

E.g.




↳ need to be quick  
 ↳ Priority will be higher  
 ↳ Round Robin



↳ doesn't need to be as fast  
 ↳ FCFS

- ↳ partitions ready queue into several separate queues
- ↳ scheduling takes place within and among these queues
- ↳ Each process permanently assigned to 1 queue  
 based on size, priority, type
- ↳ Each queue has its own scheduling algorithm (FCFS, SJF, RR...)



## Multilevel Feedback Queue Scheduling


- ↳ allows processes to move between queues
- ↳ separate processes according to their CPU bursts
- ↳ if a process uses too much CPU time  
 then moved to lower priority queue (so everybody gets a chance)
- ↳ I/O and interactive processes are in higher priority queues  
 as they need quick responses
- ↳ a process in lower priority queue for too long  
 may be moved to higher priority queue (prevents starvation)

## Parameters

- ↳ no. of queues
- ↳ scheduling algo for each queue
- ↳ method to upgrade process to higher priority
- ↳ method to demote process to higher priority
- ↳ method to determine queue when process demoted/upgraded

## PROCESS

- ↳ A program in execution
- ↳ can have 1 or more threads



## Threads

- ↳ unit of execution Within a Process

- ↳ It compromises of


1. Thread ID
2. Program Counter
3. Register set
4. Stack

↳ shares code section, data section, OS resources  
with other threads of same processes

S.N.	Process	Thread
1.	Process is heavy weight or resource intensive.	Thread is light weight taking lesser resources than a process.
2.	Process switching needs interaction with operating system.	Thread switching does not need to interact with operating system.
3.	In multiple processing environments each process executes the same code but has its own memory and file resources.	All threads can share same set of open files, child processes.
4.	If one process is blocked then no other process can execute until the first process is unblocked.	While one thread is blocked and waiting, second thread in the same task can run.
5.	Multiple processes without using threads use more resources.	Multiple threaded processes use fewer resources.
6.	In multiple processes each process operates independently of the others.	One thread can read, write or change another thread's data.


## MULTI-THREAD

- ↳ performs multiple tasks at a time



## Single Thread

- ↳ performs one task at a time



## MULTI-THREADING BENEFITS

- ↳ **Responsiveness**: may continue execution if process is blocked / performing lengthy operation

dedicated threads for handling user events

- ↳ **Resource Sharing**: threads share memory and resources of a process → allows diff threads activity within same address space

allocating memory/resources in context

↳ easier to use shared memory/message passing

thread switching has lower overhead than context switching

- ↳ **Economy**: cheaper than process creation as threads share resources

- ↳ **Scalability**: utilization of multiple cores for parallel execution

increases concurrency