# **Pipelining for Performance Demo Script**

## Introduction

This demonstration script provides high-level instructions on using the PIPELINE directive.

# Preparation:

Required files: Necessary files are located at C:\training\hls\demos\
loop\_pipeline

• Required hardware: None

Supporting materials: None

# **Pipelining for Performance**

Action with Description	Point of Emphasis and Key Takeaway
<ul> <li>Launch the Vivado® HLS tool.</li> <li>Open the provided dct_prj Vivado HLS tool project located at: C:\training\hls\demos\loop_pipeline</li> </ul>	You can open existing Vivado HLS tool projects from the Vivado HLS tool Welcome page.

	Action with Description	Point of Emphasis and Key Takeaway
•	Access and review the source files (dct.c and dct.h) from the Explorer pane.	This C design uses a discrete cosine transformation (DCT). The function implements a 2D DCT algorithm by first processing each row of the input array via a 1D DCT, then processing the columns of the resulting array through the same 1D DCT. It calls the <i>read_data</i> , <i>dct_2d</i> , and <i>write_data</i> functions.
		The <i>read_data</i> function is defined at line 54 and consists of two loops: <i>RD_Loop_Row</i> and <i>RD_Loop_Col</i> .
		The write_data function is defined at line 66 and consists of two loops to perform writing the result. The dct_2d function, defined at line 23, calls the dct_1d function and performs transpose.
		Finally, the dct_1d function, defined at line 4, uses dct_coeff_table and performs the required function by implementing a basic iterative form of the 1D Type II DCT algorithm.

ce synthesis completes, the Synthesis ort will open in the main viewing a.  tice that the estimated clock period within the requested clock period.  Synthesis report also contains
rithin the requested clock period.  Synthesis report also contains
ency and throughput information of design. The results correspond to default solution (without any ectives). You can further reduce the others down by specifying your uirements via directives.
Synthesis log is available in the assole pane.


In the Synthesis report, go to the Utilization Estimates section and note the number of DSP48E and block RAMs used to implement the solution.

Number of BRAM\_18K: 5

Number of DSP48E: 1

	to open the Synthesis report	What is the worst-case latency of the dct_2d function? Answer: 6100
=	dct_dct_1d2_csynth.rpt file under	What is the worst-case latency of the dct_1d function?  Answer: 345

	Action with Description	Point of Emphasis and Key Takeaway
•	Create a new solution named solution2.  Accept the default settings and click Finish.	Creating a new solution allows for different optimizations to be compared easily.
		There is no need to copy directives from the previous solution because the previous solution does not have any directives. Even if the directives are copied (the default setting), there would be no impact to the demo since there are no directives in the initial solution.
•	Apply the <b>PIPELINE</b> directive on <i>DCT_Inner_Loop</i> of the <i>dct_1d</i> function (shown below).	Apply the PIPELINE directive on the inner loops.
		Leave the II field blank since the design tries to target II as 1; i.e., it will try to optimize the loop to accept a new input for every cycle.
		You will find the directive written to the directive.tcl file under the dct_prj > solution2 > constraints folder.
		set_directive_pipeline "dct_1d/DCT_Inner_Loop"



#### **Action with Description Point of Emphasis and Key Takeaway** Similarly, apply the **PIPELINE** The Directive tab should look like the figure below after you finish applying directive to the following loops: the PIPELINE directive. • *Xpose\_Row\_Inner\_Loop* of the *dct\_2d* function \_ \_ 🔡 Outline 🍱 Directive 🖾 • Xpose\_Col\_Inner\_Loop of the ← → dct 2d function ×[] dct\_coeff\_table • RD\_Loop\_Col of the read\_data ■ DCT\_Outer\_Loop ■ BY DCT Inner Loop Output Description: DCT Inner Loop Output DCT function % HLS PIPELINE • WR\_Loop\_Col of the write\_data x[] row\_outbuf function x[] col\_outbuf x[] col\_inbuf ₩ Row\_DCT\_Loop ■ Xpose\_Row\_Outer\_Loop ■ Xpose Row Inner\_Loop % HLS PIPELINE ■ W Xpose\_Col\_Outer\_Loop ■ Xpose Col Inner Loop % HLS PIPELINE ■ W RD\_Loop\_Row % HLS PIPELINE write\_data ■ <sup>₩</sup> WR\_Loop\_Row ■ WR Loop Col 1 HLS PIPELINE dct input output x[] buf\_2d\_in x[] buf\_2d\_out Run C synthesis. Once synthesis completes, the Synthesis report will open in the main viewing area. Compare the results of the two This allows you to compare the different optimizations of the project. solutions (solution1 and solution2). You should see the comparison report as shown below.

#### **Action with Description Point of Emphasis and Key Takeaway Performance Estimates** ☐ Timing (ns) Clock solution1 solution2 4.00 4.00 ap\_clk Target 3.48 3.48 Estimated ■ Latency (clock cycles) solution2 solution1 6647 2242 Latency min 2242 6647 max 2243 6648 Interval min 6648 max 2243 **Utilization Estimates** solution2 solution1 BRAM\_18K 5 5 DSP48E 1 1 FF 408 384 LUT 472 362 What is the worst-case latency of the Answer: 2242 design? Go to the Utilization Estimates Answer: section and note the number of Number of BRAM 18K: 5 DSP48E and block RAMs used to Number of DSP48E: 1 implement solution2. Double-click dct\_dct\_2d\_csynth.rpt What is the worst-case latency of the to open the Synthesis report dct 2d function? available under the dct prj > Answer: 2105 solution2 > syn > report folder in the Explorer pane. Similarly, open the What is the worst-case latency of the dct\_dct\_1d2\_csynth.rpt file under dct 1d function? the dct prj > solution2 > syn > report Answer: 121 folder in the Project Explorer pane.

#### **Action with Description**

### **Point of Emphasis and Key Takeaway**


Note that the design latency and throughput (Interval) are improved with the application of the PIPELINE directive.

- Create a new solution named solution3.
- Accept the default settings and click Finish.

Moving the PIPELINE directive from the inner loop to the outer loop of *dct\_1d* will lead to more parallelism of the multiply and add operations.

That is, eight (8) multiply and add operations are performed concurrently, thus minimizing the number of cycles required to compute each value in the output array.

 Delete the **PIPELINE** directive from DCT\_Inner\_Loop of the dct\_1d function. Delete the inner loop pipeline and apply the PIPELINE directive from the outer loop.



#### **Action with Description Point of Emphasis and Key Takeaway** Apply the **PIPELINE** directive on E Outline M Directive ₩ DCT\_Outer\_Loop of the dct\_1d function. ×[] dct\_coeff\_table DCT\_Outer\_Loop % HLS PIPELINE DCT\_Inner\_Loop dct\_2d read\_data write\_data dct Once synthesis completes, the Synthesis Run C synthesis. report will open in the main viewing area. Compare the results of the two You should see the comparison report solutions (solution2 and solution3). as shown below. **Performance Estimates** □ Timing (ns) Clock solution3 solution2 4.00 ap clk Target 4.00 3.48 3.48 Estimated □ Latency (clock cycles) solution2 solution3 946 2242 Latency min 2242 946 max 947 2243 Interval min 2243 947 max **Utilization Estimates** solution3 solution2 BRAM\_18K 5 DSP48E 8 1 FF 849 408 LUT 556 472

#### **Action with Description**

**Point of Emphasis and Key Takeaway** 

Notice that throughput and latency are improved. With the PIPELINE directive applied on the outer loop, the inner loop automatically unrolls, which results in more resource utilization compared to *solution2*.

### Summary

The PIPELINE directive inserts pipeline registers in the generated RTL to improve the latency of the design. When it was applied on the outer loop, it automatically unrolled the inner loops and inserted the required pipeline registers in the design. By applying this directive properly, you can increase the throughput of the design.

In this demo, you learned how to apply the PIPELINE directive and observed its impact on a design.

#### References:

- Supporting materials
  - Vivado Design Suite Tutorial: High-Level Synthesis (UG871)
  - Vivado Design Suite User Guide: High-Level Synthesis (UG902)