

# AXI4-Stream Interfaces Demo Script

## Introduction



This demonstration script provides high-level instructions on using the INTERFACE directive.


Preparation:


- Required files: Necessary files are located at *C:\training\hls\demos\axi\_streaming*
- Required hardware: None
- Supporting materials: None


## AXI4-Stream Interfaces

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"><li>• Launch the Vivado® HLS tool.</li><li>• Open the provided <b>axi_interfaces_prj</b> Vivado HLS Project located at: <i>C:\training\hls\demos\axi_streaming</i></li></ul>	You can open existing Vivado HLS tool projects from the Vivado HLS tool Welcome page.
<ul style="list-style-type: none"><li>• Access and review the source files (<i>axi_interface.c</i>, <i>axi_interface.h</i>, and <i>axi_interface_test.c</i>) from the Explorer pane.</li></ul>	This design has an input array and an output array. The comments in the C source files explain how the data in the input array is ordered as channels and how the channels are accumulated. To understand the design, you can also review the testbench and the input and output data in <i>result.golden.dat</i> file.

Action with Description	Point of Emphasis and Key Takeaway
 <pre> 46#include "axi_interfaces.h" 47 48// The data comes in organized in a single array. 49// - The first sample for the first channel (CHAN) 50// - Then the first sample for the 2nd channel etc. 51// The channels are accumulated independently 52// E.g. For 8 channels: 53// Array Order : 0 1 2 3 4 5 6 7 8 9 10 etc. 16 etc... 54// Sample Order: A0 B0 C0 D0 E0 F0 G0 H0 A1 B1 C2 etc. A2 etc... 55// Output Order: A0 B0 C0 D0 E0 F0 G0 H0 A0+A1 B0+B1 C0+C2 etc. A0+A1+A2 etc... 56 57void axi_interfaces (dout_t d_o[N], din_t d_i[N]) { 58    int i, rem; 59 60    // Store accumulated data 61    static dacc_t acc[CHANNELS]; 62 63    // Accumulate each channel 64    For_Loop: for (i=0;i&lt;N;i++) { 65        rem=i%CHANNELS; 66        acc[rem] = acc[rem] + d_i[i]; 67        d_o[i] = acc[rem]; 68    } 69} 70 </pre>	<p>Since there are eight channels, partition both the input and output arrays (d_i &amp; d_o) cyclically with a factor of 8.</p> 
<ul style="list-style-type: none"> <li>Apply the directive below by the using the Vivado HLS Directive Editor:</li> </ul> <pre> set_directive_array_partition -type cyclic -factor 8 -dim 1 "axi_interfaces" d_i  set_directive_array_partition -type cyclic -factor 8 -dim 1 "axi_interfaces" d_o </pre>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Partially unroll and pipeline the for loop:  <code>set_directive_unroll -factor 8 "axi_interfaces/For_Loop"</code> </li> </ul>	<p>The Vivado HLS tool does not unroll the loops by default. Since there are eight channels in the design, partially unroll with a factor of 8.</p> <p>This is equivalent to rewriting the C code to execute eight copies of the loop body in each iteration of the loop (where the new loop only executes for four iterations in total, not 32).</p>
<ul style="list-style-type: none"> <li>Specify an axis interface on the d_o port:             <ul style="list-style-type: none"> <li>In the Directive tab, select <b>d_o</b> again and right-click to open the Directives Editor dialog box.</li> <li>Select <b>INTERFACE</b> from the Directive drop-down list.</li> <li>Select <b>axis</b> from the mode drop-down list.</li> <li>Click <b>OK</b>.</li> </ul> </li> <li>Similarly, specify an axis interface on the d_i port.</li> </ul>	<p>AXI-4 Streaming interfaces are not native to the Vivado HLS tool.</p> 
<ul style="list-style-type: none"> <li>Pipeline <b>FOR_Loop</b> with loop rewinding enabled.  <code>set_directive_pipeline -rewind "axi_interfaces/For_Loop"</code> </li> </ul>	<p>When the top-level of the design is a loop, you can use the pipeline rewind option. This informs the Vivado HLS tool that when implemented in RTL, this loop runs continuously (with no end of function and function restart cycles).</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Group the block-level I/O protocol ports into a single AXI4-Lite interface:             <ul style="list-style-type: none"> <li>In the Directive tab, select the top-level <b>axi_interfaces</b> function and right-click to open the Directives Editor dialog box.</li> <li>Select <b>INTERFACE</b> from the Directive drop-down list.</li> <li>Select <b>s_axilite</b> from the mode drop-down list.</li> <li>Click <b>OK</b>.</li> </ul> </li> </ul>	<p>This allows these block-level control signals to be controlled and accessed from a CPU.</p> 

Action with Description	Point of Emphasis and Key Takeaway
<p>The Directive pane should look like the figure below.</p>  <pre> axi_interfaces   %0 HLS INTERFACE s_axilite port=return   d_o     %0 HLS ARRAY_PARTITION variable=d_o cyclic factor=8 dim=1     %0 HLS INTERFACE axis port=d_o   d_i     %0 HLS INTERFACE axis port=d_i     %0 HLS ARRAY_PARTITION variable=d_i cyclic factor=8 dim=1   acc   For_Loop     %0 HLS PIPELINE rewind     %0 HLS UNROLL factor=8 </pre>	
<ul style="list-style-type: none"> <li>Run C synthesis.</li> <li>Review the <b>Interface Summary</b> in the Synthesis report.</li> </ul>	<p>Note the AXI Lite Slave interface and AXI STREAM interface in the Synthesis report.</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Run C/RTL Cosimulation with the <i>Dump Trace all</i> option selected.</li> </ul>	<p>Note that the C/RTL Cosimulation passed.</p> <p>With Dump trace selected, the tool will generate a simulation trace file that is saved to the <code>&lt;solution&gt;/sim/&lt;RTL&gt;</code> folder. This file is useful for verifying the waveform.</p> <p>To open this in the Vivado Design Suite:</p> <ul style="list-style-type: none"> <li>Launch the Vivado Design Suite and open any example project (or) open the hardware manager.</li> <li>Enter the below commands in the Tcl Console.</li> </ul> <pre>load_feature simulator open_wave_database &lt;name&gt;.wdb open_wave_config &lt;name&gt;.wcfg</pre> <p><b>Note:</b> These options can also be selected via the GUI.</p>
<ul style="list-style-type: none"> <li>Export RTL for <b>IP Catalog</b> format (do not select the Evaluate option to save time).</li> </ul>	<p>The <code>\solution1\impl\ip\</code> folder will contain the exported IP.</p>
<ul style="list-style-type: none"> <li>In the Explorer pane, select the <code>\solution1 &gt; impl &gt; ip &gt; drivers &gt; axi_interfaces_v1_0 &gt; src</code> folder.</li> <li>Double-click the <code>xaxi_interfaces_hw.h</code> file.</li> </ul>	<p>When you add an AXI4-Lite interface to the design, the IP packaging process also creates software driver files to enable an external block, typically a CPU, to control this block (you can start it, stop it, set port values, and review the interrupt status).</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>In the Explorer pane, select the <b>\solution1 &gt; impl &gt; ip &gt; example</b> folder.</li> <li>Double-click the <b>ipi_example.tcl</b> file to open it.</li> </ul>	<p>You can use ipi_example to create an example design that contains the Vivado HLS tool exported IP.</p> <p><b>Usage:</b> vivado -notrace -source ipi_example.tcl -tclargs &lt;part&gt; &lt;zipfile&gt;</p>

## Summary

In this demo, you learned how to specify AXI Streaming and AXI Lite interfaces for I/O ports. In addition to showing how to add the AXI4 interfaces, this exercise also demonstrated how to create an optimal design by using interface and logic directives together.

### References:

- Supporting materials
  - Vivado Design Suite Tutorial: High-Level Synthesis* (UG871)
  - Vivado Design Suite User Guide: High-Level Synthesis* (UG902)