

Using Vivado HLS IP with SysGen Demo Script

Introduction


This demonstration script provides high-level instructions on how the RTL created by HLS can be packaged as IP and how the design can be used inside the System Generator for DSP.

Preparation:

- Required files: Necessary files are located at *C:\training\HLx\demos\hlx_sysgen*
- Required hardware: None
- Supporting materials: None

Using Vivado HLS IP with SysGen

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none">• Launch the Vivado® HLS tool command line prompt.	You will run the Tcl script file provided to create a Vivado HLS tool project.
<ul style="list-style-type: none">• Change the directory to where the script file is located: <code>cd C:\training\hls\demos\hlx_sysgen</code>	<p>The design files and Tcl file are located in this directory.</p> <p>The sample design is a FIR filter that uses streaming interfaces modeled with the high-level synthesis <code>hls::stream</code> class. The design is fully pipelined at the function level. The optimization directives are embedded into the C code as pragmas.</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Enter the following command to run the script file: <code>vivado_hls -f run_hls.tcl</code> 	<p>Before running the script, open and review the <code>run_hls.tcl</code> file.</p> <p>This tcl script performs the following:</p> <ul style="list-style-type: none"> Creates a new HLS project Adds the design files Specifies the top-level function for synthesis Creates a new solution Specifies the Xilinx device and clock period Simulates the design Synthesizes the design Co-simulates the design <p>The <code>export_design</code> command is commented out. The exporting will be done by opening the HLS GUI.</p>
<ul style="list-style-type: none"> You will notice that the co-simulation finished with the results displayed.  <pre> INFO: [Comm 17-206] Exiting xsim at Tue May 03 14:00:27 2016... INFO: [COSIM 212-316] Starting C post checking ... Success! both SW and HW models match. INFO: [COSIM 212-1000] *** C/RIL co-simulation finished: PASS *** INFO: [HLS 200-112] Total elapsed time: 116.254 seconds; peak memory usage: 18 MB. </pre>	
<ul style="list-style-type: none"> Launch the Vivado HLS tool and open the project created from the directory <code>C:\training\hls\demos\hlx_sysgen\fir_prj</code>. 	<p>Review the Vivado HLS tool project created by the Tcl script in the previous step.</p>


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Expand fir_prj > solution1 > sim > report and double-click the fir_hw_cosim.rpt file. 	Since cosimulation has already been performed, the Cosimulation report will be accessible from the report folder.


The screenshot shows the Vivado IDE interface. On the left, the 'Explorer' pane displays the project hierarchy for 'fir_prj'. The 'solution1' folder is expanded, showing subfolders like 'constraints', 'csim', 'sim', 'autowrap', 'report', 'verilog', 'tv', 'wrapc', 'wrapc_pc', and 'syn'. The 'report' folder under 'sim' is further expanded, and the file 'fir_hw_cosim.rpt' is highlighted with a red circle. On the right, the 'Simulation(solution1)' window displays the 'Cosimulation Report for \'fir_hw\''. The report shows a table with columns for RTL, Status, Latency (min, avg, max), and Interval (min, avg, max). The 'Verilog' row is highlighted with a red circle, showing a status of 'Pass' and latency values of 03, 103, and 103. Below the table, there is a link to 'Export Wizard'.



RTL	Status	Latency			Interval		
		min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	03	103	103	0	x	0

Export the report(.html) using the [Export Wizard](#)

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> • Select Solution > Export RTL. • Select System Generator for DSP from the Format Selection. • Select Verilog from the Options section. • Click OK. 	<p>The final step in the Vivado HLS tool flow is to export the RTL design as a block of intellectual property (IP) that can be used by other tools in the Xilinx design flow. The RTL design can be packaged into the following output formats:</p> <ul style="list-style-type: none"> • IP catalog-formatted IP for use with the Vivado Design Suite • System Generator for DSP IP for use with Vivado System Generator for DSP • Synthesized checkpoint (.dcp) <p>In this demo, you will export the design as a System Generator for DSP IP.</p> <p>You will see the progress on the bottom right of the tool.</p> <p>In addition to the packaged output formats, the RTL files are available as standalone files (not part of a packaged format) in the verilog and vhd1 folders located within the implementation folder:</p> <pre>[project_name]/[solution_name]/impl.</pre> <p>If the Evaluate option were selected, RTL synthesis is executed and the final timing and resources reported but not included in the IP package.</p>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Select Start > All Programs > Xilinx Design Tools > Vivado 2016.1 > System Generator > System Generator 2016.1 to launch the System Generator. 	<p>Launch the System Generator to add the Vivado HLS IP.</p> <p>System Generator is a DSP design tool from Xilinx that enables the use of the MathWorks® model-based Simulink® design environment for FPGA design. Designs are captured in the DSP-friendly Simulink modeling environment using a Xilinx-specific blockset. The System Generator design can then be imported into a Vivado IDE project via the IP catalog.</p>
<ul style="list-style-type: none"> Click the Open toolbar icon and navigate to the project directory <i>C:\training\hls\demos\hlx_sysgen</i>. Select the fir_sysgen.slx file. 	<p>Browse to the project location to open the <i>fir_sysgen.slx</i> model.</p> <p>After few seconds, the design opens with incomplete connections as shown below.</p>
	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Right-click the fir_sysgen window and select Xilinx BlockAdd. Type Vivado in the Add field and double-click Vivado HLS. 	<p>Add the Vivado HLS block to System Generator from the Xilinx Blockset library.</p> <p>The Xilinx Blockset library contains building blocks for constructing DSP and other digital systems in FPGAs using Simulink. The blocks are grouped into libraries according to their function, and some blocks with broad applicability (e.g., the Gateway I/O blocks) are linked into multiple libraries.</p>
<ul style="list-style-type: none"> Double-click the Vivado HLS block and in the Solution field and browse to the <i>C:\training\hls\demos\hlx_sysgen\fir_prj\solution1</i> directory. Click Choose and click OK to load the IP block. 	<p>Add the path to the created Vivado HLS IP.</p>
<ul style="list-style-type: none"> Connect the design I/O ports to the ports in the FIR IP block as shown below. 	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Ensure that the simulation stop time is 300. Click the Run icon () in the toolbar to start the simulation. 	<p>Now run the simulation for 300.</p> <p>The Scope output below shows the output.</p>
<ul style="list-style-type: none"> Double-click the Scope block to view the simulation waveforms. 	
<ul style="list-style-type: none"> Save the model and close the MATLAB tool. 	

Summary

In this demo, you used a Tcl script to create a Vivado HLS tool project, added the design files, set the top function, run C simulation using a provided self-checking testbench to verify the results, run C-based synthesis to generate RTL, and run RTL co-simulation to verify the RTL results. You then exported the RTL as an IP block to use with System Generator designs.

References:

- Supporting materials
 - *Vivado Design Suite Tutorial: High-Level Synthesis* (UG871)
 - *Vivado Design Suite User Guide: High-Level Synthesis* (UG902)