

DSD

Unit 10 Week 10 Lecture # 01

Verilog is HDL -
we describe hardware in Verilog

- 1) Analyze the circuit
- 2) Identify the input and output -
- 3) Label input and output -
- 4) Truth table
- 5) Simplify equation using K-maps
- 6) Implementation - (Logic circuit)

Any-way
Model the behavior -

Half adder in Verilog
name of the module continuity
module HA (S, C_0, C_1 , A, B);
output S, C₁;
input A, B;

~~assign S = C₁; C₀ = A + B;~~
~~assign S = C₁;~~
~~assign C₀ = A + B;~~

model
to combinational circuit almost module -
intermediate


Common data
types
implementation synthesized key wise and
gate -
to
synthesis of the input -
distrubtion to hardware

assign use to concatenate -

→ translated into actual hardware

{, +, ^ synthesizable operators -

Now we talk (design under test)



modulo Tst-HA (S, Cy, A, B))
input S, Cy ; not physical
output A, B ; device
it is datatype.

reg A, B ; → kisi reg value assign
kisi ho to initial

initial begin block men to

delay [#10 A=0; B=0;] reg type use
[#10 A=0; B=1;] karna hoga -
[#10 A=1; B=0;] → vector generation
[#10 A=1; B=1;] next -
end

initial block

initial is not

\$monitor("%d, A=%b, B=%b, synthesizable

S=%b, Cy=%b" \$time,
point A, B, S, Cy); → when time change
simulation time

\$display → display only once

\$monitor → when time change it will
print -

connection - Testbench and design

module top-level; \rightarrow to connect two modules

wire A, B, S, Cy;

(1-HA) (ha) (S, Cy, A, B);

EST- 1-HA 1-ha (S, Cy, A, B);

endmodule

data-flow model

$x_{08}, (0, m)$

we can

omit

instance

but in user-defined

it will must-

\rightarrow Full-address

\rightarrow Ripple-carry address

Lecture # 2

flow

Data level

module CS, Cy, A, B);

it is a type

Input A, B;

of behavior

Output S, Cy;

\rightarrow abstract
behavior

modeling -

assign [Cy, S] = A + B;

behavior men
different

assign S = A * B;

level of

assign Cy = A & B;

abstraction
hai -

$x_{08} x_1(S, A, B);$

and $a_1(Cy, A, B);$

endmodule


\rightarrow gate level

→ Design men synthesizable
cheezen use hor gee.
if inputs are fewed ~~it's~~
exhaustip verification is
possible -

- Design
- ② Specification
- ③ Synthesis
- ④ Implementation
- ⑤ Verification
- ⑥ Partitioning

def $x \Rightarrow$ unknown
wire $\geq \rightarrow$ mean high impedance

In wave x is shown by red line.



- Internal output declare using wire
- output are special wire using type output -

module FA(C_0 , sum , a , b , cin);

output C_0 , sum ;

input a , b , cin ;

wire s_1 , C_1 , C_2 ; \uparrow positional association

HA ha1(s_1 , C_1 , a , b); \rightarrow structural level

HA ha2(sum , C_2 , s_1 , Cin); \downarrow

Block S and interconnection -

or or(c_0, c_1, c_2);

endmodule

module tst_FA (c_0, sum, a, b, ci);

input c_0, sum ;

output a, b, ci ;

eg a, b, ci ;

initial begin

~~if~~ $a=0; b=0; ci=1$

~~if~~ $a=1; b=1; ci=1$

~~if~~ $a=1; b=0; ci=0$

end

initial

\$monitor ("i.d, a = ? . b, b = ? . b; ci = ? . b, ~~sum~~
"sum = ? . b", "cout = ? . b", \$time, a, b, ci, sum,

endmodule -

c_0)

top

module top-level;

wire c_0, sum, a, b, ci ;

tst_FA FA1 (c_0, sum, a, b, ci);

FA FA2 (c_0, sum, a, b, ci);

endmodule

In full ~~at~~ this top level is
full adder and the lower level
is half adder -

HA hal (.S(sum), .C(y), .A(a), .B(b))

Date _____

M T W T F S

Week # 03

Lecture 03

RCA3 address not matter

module FA (.sum, A, B, Cin); explicit association

ans:

- HA hal(

HA hal (.A(A), .B(B), .S(S), .C(y));

HA hal (.sum, .c2, .c0, .cin);

or o1 (cout, c1, c2);

module RCA3 (sum, cout, A, B, Cin);

/vector

→ after synthesis it

input [2:0] A, B; will be translated to

input cin;

(bus)

output [2:0] sum;

↳ collection

output cout;

of wire.

wire c0, c1;

FA fa0 (sum[0], c0, A[0], B[0], 1'b0)

↳ ↳ ground.

size binary

B2 A2 B1 A1 B0 A0

| | | | - ? | |

Cout | :P | C1 | P1 | C0 | P0 | Cin

Sum? Sum?

FA fa1 (sum[1], c1, A[1], B[1], c0);]
FA fa2 (sum[2], cout, A[2], B[2], c1);]

end module

structural
level
modeling

If Cin not here it will not be re-usable.

In verilog we have two block initial and always -

- ↓
- only one time always change when event occurs -
- not (synthesizable) → always running

translate
it actual
hardware

we can write

~~reg cin;~~ → not physical register
initial $Cin = 1'b0;$

, it's just type

module RCA3_tb(Sum, Cout, A, B, Cin);
input [2:0] Sum; input Cout;
output [2:0] A, B; output Cin;

reg [2:0] A, B; reg Cin; for 128
initial begin possible
 A = 3'b101; B = 3'b001; Cin = 1'b0; exhausted
#7 A = 3'b101; B = 3'b110; Cin = 1'b0; verification
#10 A = 3'b110; B = 3'b001; Cin = 1'b0;

initial

\$monitor ("%.d, A=%d, B=%d, Sum=%d, Cout=%d",

 \$time, A, B, Sum, Cout);

endmodule.

module Top;

wire [2:0] A, B, sum;

wire cin, cout;

RCA3 dut (sum, Cout, A, B, cin);

RCA3_tb tb (sum, cout, A, B, cin);

endmodule

6-bit RCA

final stage

module RCA6 (sum, CF, A, B);

output [5:0] sum; output CF;

input [5:0] A, B;

wire ~~0~~, ~~C~~ C;

RCA3 inst0 (sum[2:0], C, A[2:0], B[2:0], 1'b0);

RCA3 inst1 (sum[5:3], CF, A[5:3], B[5:3], C);

endmodule.

↓
There are two blocks

→ gate level is also called structural level -

→ we describe algorithm

→ behavioral level . mean description known.

→ scalars as e wire

→ vectors as e buses

next lecture


decoder and mux

Date _____

MTWTF

Week # 03

Lecture # 02




expression

$$O = \bar{S}I_1 + S\bar{I}_2$$

$$\bar{I}(0) + 0(1)$$

$$\oplus$$

$$2 - 2$$



→ for behavior level only need to know the function of the mux

module m2t01(out, i1, I2, s);

output out;

input I1, I2, s;

wire sbar, o1, o2; behavior level

① // assign out = !s?I1:I2; → Dat flow

② // assign out2 = \$S(I1|S&I2);

explicit

③ $\begin{cases} \text{or } \&1(\text{out}, o1, o2); & \text{structural} \\ \text{and } \&2(o2, s, \bar{s}); & \text{idf} \\ \text{not } n1(sbar, s); \\ \text{and } \&1(o1, sbar, I1); \end{cases} \rightarrow B$

→ In verilog statements are executed in parallel order not matter.

(2) method always running or
B: reg out; ↑ → when I1 change
always @ (I1, I2, S) block will execute
event triggers

if (S)
out = I2;
else
out = I1;
only input.
, alternate always (@)
synthesizable

endmodule.

* if statement

→ if if statement is completely satisfied the circuit is combinational circuit-

if not the sequential circuit will be satisfied - synthesize-

(3rd) method we don't write execute in sequential
always @ (I1, I2, S) output here ↑ (combinational)
case (S) blocking
1'b0: out = I1;
1'b1: out = I2;

endcase

execute

in

parallel

(sequential)

→ Both blocking and unblocking use in always block.

→ Blocking use in combinational circuit.


→ Non-blocking use in sequential circuit.

→ we can't write assign in always block because it is sequential.

for 4×1

always @ (I1, I2, I3, I4, S)

case (S)



module m4t01 (out, I, S);

output out;

input [3:0] I; out = $\bar{S}_0\bar{S}_1I_0 + \bar{S}_0S_1\bar{I}_2 + S_0\bar{S}_1\bar{I}_2$

input [1:0] S; + $S_0S_1I_3$

wire o1, o2;

m2t01 m0(o1, I[0], I[1], S[0]);

seg out; $\rightarrow (m2t01 m1(I[2], I[3], S[0]),$

always @ (I, S) $m2t01 m2(out, o1, o2, S[1]);$

case (S)

$2^b00: out = I[0];$




$2^b01: out = I[1];$

$2^b10: out = I[2];$


$2^b11: out = I[3];$

endcase

endmodule.



o1

8×1 MUX

```
module m8to1(out, I, S);
```

```
    output out;
```

```
    input [7:0] I;
```

```
    input [2:0] S;
```

```
    wire o1, o2;
```


↑ concatenate operator
(I[0], I[1], I[2], I[3])

```
m4to1 m0(o1, I[0:3] S[1:0]);
```

```
m4to1 m1(o2, I[4:7] S[1:0]);
```

```
m2to1 m2(out, o1, o2, S[2]);
```


endmodule





Date _____

Week # 04

MTWTF

Lecture # 01:


negative edge trigger



\rightarrow negative edge pos toggle high

\rightarrow positive edge pos previous state
maintain high

\nearrow Ripple counter



module D-FF (q, d, clock, reset);

output q;

input d, clock, reset;

reg q;

always @ (negedge clock) or posedge reset)

if (reset)

q = 1'b0;

else.

q = d;

Asynchronous

isku hata den

to ye

synchronous bn

life ga-

endmodule

If negedge and posedge
not written it will ~~not~~ become
combinational or sequential depend on
the description-

module T-FF (q, d, clock, reset);

output q;


input clock, reset;

wire d;

not n1 (d, q);

D-FF #10 (q, d, clock, reset); (Q₁)

endmodule



module ripple_counter (q1, clock, reset);

output [3:0] q1;
input clock, reset;

T-FF ff0 (q1[0], clock, reset);
T-FF ff1 (q1[1], q1[0], reset);
T-FF ff2 (q1[2], q1[1], reset);
T-FF ff3 (q1[3], q1[2], reset);

endmodule.



module T-FF (q1, T, clock, reset);

output [3:0] q1;
input T, clock, reset;

-wire d;

xor n1 (d, T, v)



module stimulus (q1, clock, reset);

input [3:0] q1;
output clock, reset;
reg clock, reset;

always

#5 clock = ~clock;

initial

begin

clock = 1'b0 ;

select = 1'b1 ;

#15 reset = 1'b0 ;

#500 \$finish;


end

// monitors the outputs

initial

 $\$monitor(@time, T=%b, \&reset%b, output = %d, T, \&reset, v);$

endmodule

 $Q_0\ Q_1\ Q_2\ Q_3$

0 0 0 0

0 0 0 1

A B C

0 0 0

1 1 1

1 1 0

1 0 1


1 0 0

0 1 1

0 1 0

0 0 1

QUIZ # 01



```
module add4 (C, S, A, B);
```

```
    input [3:0] A, B;
```

```
    output [3:0] S;
```

```
    output C;
```

```
    assign {C, S} = A + B;
```

```
endmodule
```

```
module BCD(C, S, A, B);
```

```
    input [3:0] A, B;
```

```
    output [3:0] S;
```

```
    output C;
```

```
wire cy, c2;
```

```
wire [3:0] sum;
```


```
add4 a1(cy, sum, A, B);
```

```
assign C = cy | (sum[3]&sum[2]) | (sum[3]&sum[1]);
```

```
add4 a2(c2, S, {1'b0, C, C, 1'b0}, sum);
```

```
endmodule
```

Ring Counter ::



3-bit ring counter
 serial in serial out
 → 3-bit right shift register

1
 2
 3
 counters have flip flop
 and register made up
 from flip flop-

circle 8bit shift left counter
 module sc (clk, init, count);
 input clk, init;
 output [7:0] count;

always @ (posedge init or negedge clk)
 begin
 if (init)

count = 8'b10000000;

else

count = {count[6:0], count[7]};

right rotation

00000001
 00000010
 00000100

for shift right

count = 8'b00000001

count = {count[0], count[7:1]};

```

1 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0
0 0 1 0 0 0 0 0
0 0 0 1 0 0 0 0
0 0 0 0 1 0 0 0

```

→ posedge and negedge are with sensitivity list signal.

always @ (posedge clk)

if (!init) count = 8'b00000000;

always @ (negedge clk)

if (init)

count = 8'b10000000;

else

↓

This is allowed

→ always block executed
parallelly

→ default value of wire is

0

→ and default value of reg is
1.

→ if is not completely
specified no matter because
circuit is sequential -

2nd method

MTWTF(S)

always @ (posedge int or posedge clk)

if (init)

count = 8'b10000000;

begin

blocking

count = count + 1;

count[0] = count[7];

end

if (count == new_val) then

wait

one

H200 Bfinish -> use to end simulation.

→ output