endmodule

```
module RAM 16x8 ex1 testbench();
     reg clk;
     reg [3:0] address;
     reg RW enable;
     reg [7:0] data in;
     wire [7:0] data out;
     RAM 16x8 ex1 ram1 (
        .clk(clk),
        .addr(address),
        .RW(RW enable),
        .i data(data in),
        .o data(data out));
     initial begin
        $display("RAM test bench.");
        clk = 1;
        #10 RW enable = 1;
        address = 0;
        data in = 8'haa; //1010 1010
        #10 address = 7;
        data in = 8'h55; //0101 0101
        #10 RW enable = 0;
        #10 $display($time, " Mem[%d] = %h", address, data out);
        #10 \text{ address} = 0;
        #10 $display($time, " Mem[%d] = %h", address, data out);
        #10 address = 1;
        #10 $display($time, " Mem[%d] = %h", address, data out);
        #10 RW enable = 1;
        address = 1;
        data_in = 8'h2a; //0010 1010
        #10 RW enable = 0;
        #10 $display($time, " Mem[%d] = %h", address, data out);
        #200 $finish;
    end
    always begin
        #5 clk = \sim clk;
    end
```

endmodule

/RAM_16x8_testbench/ram1/clk	St0						
→ PAM_16x8_testbench/ram1/addr	1		7	(0	(1		
/RAM_16x8_testbench/ram1/RW	St0						
	2a	aa	55			)(2a	
⊕_ <li>/RAM_16x8_testbench/ram1/o_data</li>	2a		(55	Хаа	<u> </u>		2a

```
# RAM test bench.

# 40 Mem[ 7] = 55

# 60 Mem[ 0] = aa

# 80 Mem[ 1] = xx

# 110 Mem[ 1] = 2a
```