```
module parity_det_lalways (x, rst, clk, z);
 input x, rst, clk;
 output z; reg z;
 reg even odd;
 parameter EVEN = 0, ODD = 1;
 always @(posedge clk, rst)
      if (rst) begin
            even odd <= EVEN;</pre>
            z \ll 0;
       end
       else
            case (even odd)
                 EVEN: begin
                       z \le x? 1:0;
                       even odd <= x? ODD:EVEN;</pre>
                  end
                 ODD: begin
                       z \le x? 0:1;
                       even odd <= x? EVEN:ODD;</pre>
                 end
            endcase
```

```
module tst_parity_det;
reg x, rst, clk;
wire z;
parity_det_lalways pd (x, rst, clk, z);
initial begin
     clk = 0;
     x = 0;
     #10 x = 1;
     #20 x = 0;
     #20 x = 1;
     #20 x = 0;
     #20 x = 1;
 end
 initial begin
     rst = 1;
     #10 rst = 0;
 end
always
     #10 clk = ~clk;
```

//Output of parity_det_lalways

| /tst_parity_det/pd/x | St1 | | | | |
|------------------------|-----|--|--|--|--|
| /tst_parity_det/pd/rst | StO | | | | |
| /tst_parity_det/pd/clk | St1 | | | | |
| /tst_parity_det/pd/z | 0 | | | | |

```
module parity_det_moore (x, rst, clk, z);
 input x, rst, clk;
 output z; reg z;
 reg PS, NS;
 parameter EVEN = 0, ODD = 1;
 always @(posedge clk or rst)
      if (rst)
           PS <= EVEN;
      else
           PS \le NS;
 always @(PS)
      case (PS)
           EVEN: z = EVEN;
           ODD: z = ODD;
      endcase
 always @(PS or x)
      case (PS)
           EVEN: NS = x? ODD:EVEN;
           ODD:NS = x? EVEN:ODD;
      endcase
```

```
module tst_parity_det;
 reg x, rst, clk;
wire z;
parity_det_moore pd (x, rst, clk, z);
 initial begin
     clk = 0;
     x = 0;
     #10 x = 1;
     #20 x = 0;
     #20 x = 1;
     #20 x = 0;
     #20 x = 1;
 end
 initial begin
     rst = 1;
     #10 rst = 0;
 end
 always
     #10 clk = ~clk;
```

//Output of parity_det_moore

| /tst_parity_det/pd/x | St1 | | | | |
|------------------------|-----|--|--|--|--|
| /tst_parity_det/pd/rst | St0 | | | | |
| /tst_parity_det/pd/clk | St1 | | | | |
| /tst_parity_det/pd/z | 0 | | | | |


```
module parity_det_mealy (x, rst, clk, z);
 input x, rst, clk;
 output z; reg z;
 reg PS, NS;
 parameter EVEN = 0, ODD = 1;
 always @(posedge clk or rst)
      if (rst)
           PS <= EVEN;
      else
           PS \le NS;
 always @(PS or x)
      case (PS)
           EVEN: begin
                z = x? 1:0;
                NS = x? ODD:EVEN;
           end
           ODD: begin
                z = x? 0:1;
                NS = x? EVEN:ODD;
           end
      endcase
```

```
module tst_parity_det;
 reg x, rst, clk;
wire z;
parity_det_mealy pd (x, rst, clk, z);
 initial begin
      clk = 0;
     x = 0;
     #10 x = 1;
     #20 x = 0;
     #20 x = 1;
     #20 x = 0;
      #20 x = 1;
 end
 initial begin
      rst = 1;
      #10 rst = 0;
 end
 always
      #10 clk = \sim clk;
```


//Output of parity_det_mealy

| /tst_parity_det/pd/x | St1 | | | | |
|------------------------|-----|--|--|--|--|
| /tst_parity_det/pd/rst | St0 | | | | |
| /tst_parity_det/pd/clk | St0 | | | | |
| /tst_parity_det/pd/z | 0 | | | | |

//Output of parity_det_lalways



//Output of parity_det_moore



//Output of parity_det_mealy

