```
module ROM 32x8 (ce, addrb, datab, read en);
     input [4:0] addrb;
     output [7:0] datab;
     input read en, ce;
     wire [7:0] d1, d2, d3, d4;
     wire [3:0] OUT;
     Dec 24 d1 (addrb[4], addrb[3], ce, OUT);
     ROM1 8x8 rc1 (OUT[0], addrb[2:0], d1, read en);
     ROM2 8x8 rc2 (OUT[1], addrb[2:0], d2, read en);
     ROM3 8x8 rc3 (OUT[2], addrb[2:0], d3, read en);
     ROM4 8x8 rc4 (OUT[3], addrb[2:0], d4, read en);
     assign datab = ce && read en?(d1 | d2 | d3 | d4):8'bz;
endmodule
module Dec 24 (A, B, En, OUT);
     input A, B, En;
     output [3:0] OUT;
     assign OUT[0] = ^A \&\& ^B \&\& En;
     assign OUT[1] = ~A \&\& B \&\& En;
     assign OUT[2] = A && \sim B && En;
     assign OUT[3] = A \&\& B \&\& En;
```

```
module ROM1_8x8 (cs, addrb, datab, read_en);
     input [2:0] addrb;
     output [7:0] datab;
     input read_en, cs;
     reg [7:0] datab;
     always @ (*)
          if (read_en & cs)
               case (addrb)
                    0: datab = 21;
                    1: datab = 255;
                    2: datab = 33;
                    3: datab = 99;
                    4: datab = 127;
                    5: datab = 13;
                    6: datab = 10;
                    7: datab = 88;
               endcase
          else
               datab = 8'b0;
```

```
module ROM2_8x8 (cs, addrb, datab, read_en);
     input [2:0] addrb;
     output [7:0] datab;
     input read en, cs;
     reg [7:0] datab;
     always @ (*)
          if (read en & cs)
               case (addrb)
                    0: datab = 28;
                    1: datab = 38;
                    2: datab = 48;
                    3: datab = 58;
                    4: datab = 68;
                    5: datab = 78;
                    6: datab = 88;
                    7: datab = 98;
               endcase
          else
               datab = 8'b0;
```

```
module ROM3_8x8 (cs, addrb, datab, read_en);
     input [2:0] addrb;
     output [7:0] datab;
     input read en, cs;
     reg [7:0] datab;
     always @ (*)
          if (read en & cs)
               case (addrb)
                    0: datab = 128;
                    1: datab = 138;
                    2: datab = 148;
                    3: datab = 158;
                    4: datab = 168;
                    5: datab = 178;
                    6: datab = 188;
                    7: datab = 198;
               endcase
          else
               datab = 8'b0;
```

```
module ROM4_8x8 (cs, addrb, datab, read_en);
     input [2:0] addrb;
     output [7:0] datab;
     input read_en, cs;
     reg [7:0] datab;
     always @ (*)
          if (read en & cs)
               case (addrb)
                    0: datab = 1;
                    1: datab = 2;
                    2: datab = 3;
                    3: datab = 4;
                    4: datab = 5;
                    5: datab = 6;
                    6: datab = 7;
                    7: datab = 111;
               endcase
          else
               datab = 8'b0;
```

```
module tst ROM 32x8;
     reg [4:0] addrb;
     wire [7:0] datab;
     reg ce read en;
     ROM_32x8 rom (ce, addrb, datab, read_en);
     initial begin
          #5 \text{ addrb} = 0; //00 000
         #10 addrb = 7; //00 111
#10 addrb = 8; //01 000
         #5 addrb = 15; //01 111
                         //11 000
          #5 addrb = 24;
                            //11 111
          #5 addrb = 31;
          #5 addrb = 20; //10 100
                         //10 101
          #5 addrb = 21;
     end
     initial begin
          #3 ce = 1; read_en = 1;
     end
```