```
module parity_det (x, clk, z);
     input x, clk;
     output z; reg z;
     reg even odd;
     parameter EVEN = 0, ODD = 1;
     always @(posedge clk)
           case (even_odd)
                EVEN: begin
                     z \le x? 1:0;
                     even odd <= x? ODD:EVEN;</pre>
                end
                ODD: begin
                     z \le x? 0:1;
                     even odd <= x? EVEN:ODD;</pre>
                end
                default: even_odd <= EVEN;</pre>
          endcase
```

endmodule

```
module tst_parity_det;

reg x, clk;
wire z;

parity_det pd (x, clk, z);

initial begin
    clk = 0;

forever begin
    #10 clk = ~clk;
    #3 clk = ~clk;
    end
end

initial
    repeat (10) @(posedge clk)
    x = $random;
```

## endmodule

