Name:		 	 	
Regist	ration:	 	 	

Design and implement the following traffic light controller in Verilog. (Simulation: 50% pts., FGPA Implementation: 50% pts.)

