

Name: _____

Registration: _____

Design and implement the following traffic light controller in Verilog.
(Simulation: 50% pts., FPGA Implementation: 50% pts.)

