


# **SPI Slave Verification**

*UVM Project*  
*Muhammad Naim*

# UVM Structure



- **TOP:** instantiates the DUT and the UVM via `uvm_config_db` and `factory`. contains the physical interface instances that connect to DUT.
- **uvm\_test:** top-level test class that configures the environment, sets up sequences (or virtual sequences), and raises/drops objections to control simulation end.
- **uvm\_env:** container for verification components (agents, scoreboard, coverage collectors, reference models, utilities). built during the build phase.
- **Agent:** contains a sequencer, driver, and monitor. Agents can be active (drive DUT) or passive (monitor only).
- **Sequencer:** receives sequence items from sequences and arbitrate sequences for its driver.
- **Driver:** converts `seq_item` into pin-level or TLM stimulus and drives DUT via virtual interface.
- **Monitor:** samples DUT signals and converts them into transactions, forwards to analysis ports.
- **Scoreboard:** subscribes to analysis ports from monitors and reference model(s) and performs checking (self-checking).
- **coverage collectors:** functional coverage and covergroups.
- **config\_db / uvm\_resource:** used to pass virtual interfaces, config parameters.
- **Factory:** enables test-time substitution of components and objects for flexibility.

# Design

```
1 module SLAVE (MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
2
3     localparam IDLE      = 3'b000;
4     localparam WRITE     = 3'b001;
5     localparam CHK_CMD   = 3'b010;
6     localparam READ_ADD  = 3'b011;
7     localparam READ_DATA = 3'b100;
8
9     input          MOSI, clk, rst_n, SS_n, tx_valid;
10    input [7:0] tx_data;
11    output reg [9:0] rx_data;
12    output reg      rx_valid, MISO;
13
14    reg [3:0] counter;
15    reg      received_address;
16
17    reg [2:0] cs, ns;
18
19    always @(posedge clk) begin
20        if (~rst_n) begin
21            cs <= IDLE;
22        end
23        else begin
24            cs <= ns;
25        end
26    end
27
28    always @(*) begin
29        case (cs)
30            IDLE : begin
31                if (SS_n)
32                    ns = IDLE;
33                else
34                    ns = CHK_CMD;
35            end
36            CHK_CMD : begin
37                if (SS_n)
38                    ns = IDLE;
39                else begin
40                    if (~MOSI)
41                        ns = WRITE;
42                    else begin
43                        if (~received_address)////////not
44                            ns = READ_ADD;
45                        else
46                            ns = READ_DATA;
47                    end
48                end
49            end
50            WRITE : begin
51                if (SS_n)
52                    ns = IDLE;
53                else
54                    ns = WRITE;
55            end
56            READ_ADD : begin
57                if (SS_n)
58                    ns = IDLE;
59                else
60                    ns = READ_ADD;
61            end
62            READ_DATA : begin
63                if (SS_n)
64                    ns = IDLE;
65                else
66                    ns = READ_DATA;
67            end
68        endcase
69    end
70
```

```
1 always @(posedge clk) begin
2     if (~rst_n) begin
3         rx_data <= 0;
4         rx_valid <= 0;
5         received_address <= 0;
6         MISO <= 0;
7         counter <= 0; ///////////rest
8     end
9     else begin
10        case (cs)
11            IDLE : begin
12                rx_valid <= 0;
13            end
14            CHK_CMD : begin
15                ////////// read data counter = 8
16                if (!SS_n && received_address) counter <= 8;
17                else counter <= 10;
18            end
19            WRITE : begin
20                if (counter > 0) begin
21                    rx_data[counter-1] <= MOSI;
22                    counter <= counter - 1;
23                end
24                else begin
25                    rx_valid <= 1;
26                end
27            end
28            READ_ADD : begin
29                if (counter > 0) begin
30                    rx_data[counter-1] <= MOSI;
31                    counter <= counter - 1;
32                end
33                else begin
34                    rx_valid <= 1;
35                    received_address <= 1;
36                end
37            end
38            READ_DATA : begin
39                if (tx_valid) begin
40                    rx_valid <= 0;
41                    if (counter > 0) begin
42                        MISO <= tx_data[counter-1];
43                        counter <= counter - 1;
44                    end
45                    else begin
46                        received_address <= 0;
47                    end
48                end
49                else begin
50                    if (counter > 0) begin
51                        rx_data[counter-1] <= MOSI;
52                        counter <= counter - 1;
53                    end
54                    else begin
55                        rx_valid <= 1;
56                        counter <= 10; ///////////10
57                    end
58                end
59            end
60        endcase
61    end
62 end
63
```

# Design Assertions

```
1 `ifdef SIM
2
3
4 property idle_chk_p;
5     @(posedge clk) disable iff (!rst_n) (cs == IDLE) |> cs == CHK_CMD [-> 1]
6 endproperty
7 idle_chk_a: assert property (idle_chk_p);
8 idle_chk_c: cover property (idle_chk_p);
9
10 property chk_wr_p;
11     @(posedge clk) disable iff (!rst_n) (cs == CHK_CMD) |> cs == (WRITE || READ_ADD || READ_DATA) [-> 1]
12 endproperty
13 chk_wr_a: assert property (chk_wr_p);
14 chk_wr_c: cover property (chk_wr_p);
15
16 property wr_idle_p;
17     @(posedge clk) disable iff (!rst_n) (cs == WRITE) |> cs == (IDLE) [-> 1]
18 endproperty
19 wr_idle_a: assert property (wr_idle_p);
20 wr_idle_c: cover property (wr_idle_p);
21
22 property rd_add_idle_p;
23     @(posedge clk) disable iff (!rst_n) (cs == READ_ADD) |> cs == (IDLE) [-> 1]
24 endproperty
25 rd_add_idle_a: assert property (rd_add_idle_p);
26 rd_add_idle_c: cover property (rd_add_idle_p);
27
28 property rd_data_idle_p;
29     @(posedge clk) disable iff (!rst_n) (cs == READ_DATA) |> cs == (IDLE) [-> 1]
30 endproperty
31 rd_data_idle_a: assert property (rd_data_idle_p);
32 rd_data_idle_c: cover property (rd_data_idle_p);
33
34
35 `endif
36
37 endmodule
```

## Bugs:


1. Counter is not in reset.
2. Not “received\_address” instead of “received\_address” in read\_data condition in chk\_cmd state.
3. Read\_data counter = 8 not 10 in the chk\_cmd state.
4. Counter equals 10 not 8 in the read\_data state.

# Assertions

Feature	Assertion
Whenever reset is asserted, MISO is low	@(posedge clk) !rst_n   => MISO == 0
Whenever reset is asserted, rx_valid is low	@(posedge clk) !rst_n   => rx_valid == 0
Whenever reset is asserted, rx_data is low	@(posedge clk) !rst_n   => rx_data == 0

## UVM Code

```
1 interface slave_if(clk);
2     input clk;
3     logic MOSI, rst_n, SS_n, tx_valid;
4     logic [7:0] tx_data;
5     logic [9:0] rx_data;
6     logic rx_valid, MISO;
7     logic [9:0] rx_data_golden;
8     logic rx_valid_golden, MISO_golden;
9 endinterface
10
```



```
1  module sva(
2      input clk,
3      logic MOSI, rst_n, SS_n, tx_valid,
4      logic [7:0] tx_data,
5      logic [9:0] rx_data,
6      logic      rx_valid, MISO
7  );
8
9  // reset
10 miso_a      : assert property (miso_p);
11 miso_c      : cover  property (miso_p);
12 rx_valid_a : assert property(rx_valid_p);
13 rx_valid_c : cover  property(rx_valid_p);
14 rx_data_a  : assert property(rx_data_p);
15 rx_data_c  : cover  property(rx_data_p);
16
17 property miso_p;
18     @(posedge clk) !rst_n | => MISO == 0
19 endproperty
20 property rx_valid_p;
21     @(posedge clk) !rst_n | => rx_valid == 0
22 endproperty
23 property rx_data_p;
24     @(posedge clk) !rst_n | => rx_data == 0
25 endproperty
26
27 endmodule
28
```



```
1 package shared_pkg;
2     int correct, error;
3 endpackage
4
```



```
1 package config_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     class slave_config extends uvm_object;
5         `uvm_object_utils(slave_config)
6
7         virtual slave_if slave_vif;
8
9         function new (string name = "slave_config");
10             super.new (name);
11         endfunction
12     endclass
13 endpackage
14
```



```

1  package seq_item_pkg;
2  import uvm_pkg::*;
3  import shared_pkg::*;
4  `include "uvm_macros.svh"
5  class slave_seq_item extends uvm_sequence_item;
6  `uvm_object_utils(slave_seq_item)
7  rand bit      rst_n, SS_n, MOSI, tx_valid;
8  rand bit [7:0] tx_data;
9      bit [9:0] rx_data;
10     bit      rx_valid, MISO;
11  // golden
12     bit [9:0] rx_data_golden;
13     bit      rx_valid_golden, MISO_golden;
14  // vars
15  rand bit [10:0] mosi_arr; // randomized array
16  static bit [10:0] mosi_bus; // unrandomized array
17  static bit [ 4:0] cycles; // static counter
18     bit [ 4:0] mosi_ptr;
19  // constructor
20  function new(string name = "slave_seq_item");
21     super.new(name);
22  endfunction
23  // string
24  function string convert2string();
25     return $sformatf("%s rst = 0b%0b, direction = 0b%0b", super.convert2string, rst_n, rx_data);
26  endfunction
27  function string convert2string_stimulus();
28     return $sformatf("rst = 0b%0b, direction = 0b%0b", rst_n, rx_data);
29  endfunction
30
31  ////////////////////////////////////////////////// constraints ///////////////////////////////////
32  constraint reset_c {rst_n dist{0:=1, 1:=99};}
33  constraint mosi_bits_c {
34     if (~SS_n) (mosi_arr[10:8] inside {3'b000, 3'b001, 3'b110, 3'b111});
35  }
36  constraint ss_n_c {
37     if (cycles == 0)
38         SS_n == 1;
39     else
40         SS_n == 0;
41  }
42  function void post_randomize();
43     if (SS_n) mosi_bus = mosi_arr;
44     MOSI = mosi_bus[mosi_ptr];
45     if (cycles > 0)
46         cycles--;
47     else begin
48         if (mosi_bus[10:8] == 3'b111) cycles = 23;
49         else cycles = 13;
50     end
51     if (mosi_ptr > 0) begin
52         mosi_ptr--;
53     end
54     else begin
55         mosi_ptr = 5'd11;
56     end
57  // tx_valid constraint
58     if (mosi_bus[10:8] == 3'b111)
59         tx_valid = 1;
60     else
61         tx_valid = 0;
62  endfunction
63  endclass
64  endpackage
65

```

```

1 package main_seq_pkg;
2     import uvm_pkg::*;
3     import seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class slave_main_seq extends uvm_sequence #(slave_seq_item);
7         `uvm_object_utils(slave_main_seq)
8         slave_seq_item seq_item;
9         function new(string name = "slave_main_seq");
10             super.new(name);
11         endfunction
12
13         task body;
14             repeat(10000) begin
15                 seq_item = slave_seq_item::type_id::create("seq_item");
16                 start_item(seq_item);
17                 assert(seq_item.randomize());
18                 finish_item(seq_item);
19             end
20         endtask
21     endclass
22 endpackage
23

```

```

1 package reset_seq_pkg;
2     import uvm_pkg::*;
3     import seq_item_pkg::*;
4     import shared_pkg::*;
5     `include "uvm_macros.svh"
6     class slave_reset_seq extends uvm_sequence #(slave_seq_item);
7         `uvm_object_utils(slave_reset_seq)
8         slave_seq_item seq_item;
9         function new(string name = "slave_reset_seq");
10             super.new(name);
11         endfunction
12
13         task body;
14             seq_item = slave_seq_item::type_id::create("seq_item");
15             start_item(seq_item);
16             seq_item.MOSI = 0;
17             seq_item.rst_n = 0;
18             seq_item.SS_n = 0;
19             seq_item.tx_valid = 0;
20             seq_item.tx_data = 0;
21             finish_item(seq_item);
22         endtask
23     endclass
24 endpackage
25

```

```

1 package sequencer_pkg;
2     import uvm_pkg::*;
3     import seq_item_pkg::*;
4     `include "uvm_macros.svh"
5     class slave_sequencer extends uvm_sequencer #(slave_seq_item);
6         `uvm_component_utils(slave_sequencer)
7         function new(string name = "slave_seq_item", uvm_component parent = null);
8             super.new(name, parent);
9         endfunction
10    endclass
11 endpackage
12

```

```

1 package driver_pkg;
2     import uvm_pkg::*;
3     import seq_item_pkg::*;
4     `include "uvm_macros.svh"
5     class slave_driver extends uvm_driver #(slave_seq_item);
6         `uvm_component_utils(slave_driver)
7         virtual slave_if slave_vif;
8         slave_seq_item stim_seq_item;
9         function new (string name = "slave_driver", uvm_component parent = null);
10             super.new(name, parent);
11         endfunction
12
13         task run_phase (uvm_phase phase);
14             super.run_phase (phase);
15             forever begin
16                 stim_seq_item = slave_seq_item::type_id::create("stim_seq_item");
17                 seq_item_port.get_next_item(stim_seq_item);
18                 slave_vif.MOSI      = stim_seq_item.MOSI;
19                 slave_vif.rst_n     = stim_seq_item.rst_n;
20                 slave_vif.SS_n      = stim_seq_item.SS_n;
21                 slave_vif.tx_valid  = stim_seq_item.tx_valid;
22                 slave_vif.tx_data   = stim_seq_item.tx_data;
23                 @(negedge slave_vif.clk);
24                 seq_item_port.item_done();
25                 `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
26             end
27         endtask
28     endclass
29 endpackage
30

```

```

1  package monitor_pkg;
2  import uvm_pkg::*;
3  import seq_item_pkg::*;
4  import shared_pkg::*;
5  `include "uvm_macros.svh"
6  class slave_monitor extends uvm_monitor;
7      `uvm_component_utils(slave_monitor)
8      virtual slave_if slave_vif;
9      slave_seq_item rsp_seq_item;
10     uvm_analysis_port #(slave_seq_item) mon_ap;
11
12     function new(string name = "slave_monitor", uvm_component parent = null);
13         super.new(name, parent);
14     endfunction
15
16     function void build_phase(uvm_phase phase);
17         super.build_phase(phase);
18         mon_ap = new("mon_ap", this);
19     endfunction
20
21     task run_phase(uvm_phase phase);
22         super.run_phase(phase);
23         forever begin
24             rsp_seq_item = slave_seq_item::type_id::create("rsp_seq_item");
25             @(negedge slave_vif.clk);
26             rsp_seq_item.MOSI      = slave_vif.MOSI;
27             rsp_seq_item.rst_n     = slave_vif.rst_n;
28             rsp_seq_item.SS_n      = slave_vif.SS_n;
29             rsp_seq_item.tx_valid  = slave_vif.tx_valid;
30             rsp_seq_item.tx_data   = slave_vif.tx_data;
31             rsp_seq_item.rx_data   = slave_vif.rx_data;
32             rsp_seq_item.rx_valid  = slave_vif.rx_valid;
33             rsp_seq_item.MISO      = slave_vif.MISO;
34             // golden
35             rsp_seq_item.rx_data_golden = slave_vif.rx_data_golden;
36             rsp_seq_item.rx_valid_golden = slave_vif.rx_valid_golden;
37             rsp_seq_item.MISO_golden    = slave_vif.MISO_golden;
38             mon_ap.write(rsp_seq_item);
39             `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
40         end
41     endtask
42 endclass
43 endpackage
44

```

```

1  package agent_pkg;
2      import uvm_pkg::*;
3      import seq_item_pkg::*;
4      import driver_pkg::*;
5      import sequencer_pkg::*;
6      import monitor_pkg::*;
7      import config_pkg::*;
8      `include "uvm_macros.svh"
9
10     class slave_agent extends uvm_agent;
11         `uvm_component_utils(slave_agent)
12         slave_sequencer sqr;
13         slave_driver drv;
14         slave_monitor mon;
15         slave_config slave_cfg;
16         uvm_analysis_port #(slave_seq_item) agt_ap;
17
18         function new(string name = "slave_agent", uvm_component parent = null);
19             super.new(name, parent);
20         endfunction
21
22         function void build_phase(uvm_phase phase);
23             super.build_phase(phase);
24             if(!uvm_config_db#(slave_config)::get(this, "", "cfg", slave_cfg))
25                 `uvm_fatal("build_phase", "errrrrrrrrrrrrrrr")
26
27             sqr = slave_sequencer::type_id::create("sqr", this);
28             drv = slave_driver    ::type_id::create("drv", this);
29             mon = slave_monitor   ::type_id::create("mon", this);
30             agt_ap = new("agt_ap", this);
31         endfunction
32
33         function void connect_phase(uvm_phase phase);
34             super.connect_phase(phase);
35             drv.slave_vif = slave_cfg.slave_vif;
36             mon.slave_vif = slave_cfg.slave_vif;
37             drv.seq_item_port.connect(sqr.seq_item_export);
38             mon.mon_ap.connect(agt_ap);
39         endfunction
40     endclass
41 endpackage
42

```



```

1  package cov_col_pkg;
2      import uvm_pkg::*;
3      import seq_item_pkg::*;
4      import shared_pkg::*;
5      `include "uvm_macros.svh"
6      class slave_coverage extends uvm_component;
7          `uvm_component_utils(slave_coverage)
8          uvm_analysis_export #(slave_seq_item) cov_export;
9          uvm_tlm_analysis_fifo #(slave_seq_item) cov_fifo;
10         slave_seq_item seq_item_cov;
11
12         //////////// cover group ////////////
13         covergroup cov_gp;
14             rx_data_cp : coverpoint seq_item_cov.rx_data[9:8];
15             rx_trans_cp: coverpoint seq_item_cov.rx_data[9:8] {
16                 bins t_00_00 = (2'b00 => 2'b00);
17                 bins t_00_01 = (2'b00 => 2'b01);
18                 bins t_00_10 = (2'b00 => 2'b10);
19                 bins t_01_00 = (2'b01 => 2'b00);
20                 bins t_01_01 = (2'b01 => 2'b01);
21                 bins t_01_11 = (2'b01 => 2'b11);
22                 bins t_10_00 = (2'b10 => 2'b00);
23                 bins t_10_11 = (2'b10 => 2'b11);
24                 bins t_11_00 = (2'b11 => 2'b00);
25                 bins t_11_01 = (2'b11 => 2'b01);
26                 bins t_11_11 = (2'b11 => 2'b11);
27             }
28             ss_n_cp : coverpoint seq_item_cov.SS_n {
29                 bins normal_tr  = (1 => 0[*13] => 1);
30                 bins extended_tr = (1 => 0[*23] => 1);
31             }
32             mosi_cp : coverpoint seq_item_cov.MOSI {
33                 bins write_addr = (0 => 0 => 0);
34                 bins write_data = (0 => 0 => 1);
35                 bins read_addr  = (1 => 1 => 0);
36                 bins read_data  = (1 => 1 => 1);
37             }
38             patterns_by_protocol : cross ss_n_cp, mosi_cp {
39                 ignore_bins wr_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_addr);
40                 ignore_bins wr_data = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.write_data);
41                 ignore_bins rd_addr = binsof(ss_n_cp.extended_tr) && binsof(mosi_cp.read_addr);
42             }
43         endgroup
44
45         function new(string name = "slave_coverage", uvm_component parent = null);
46             super.new(name, parent);
47             // covergroups inst.
48             cov_gp = new;
49         endfunction
50
51         function void build_phase(uvm_phase phase);
52             super.build_phase(phase);
53             cov_export = new("cov_export", this);
54             cov_fifo = new("cov_info", this);
55         endfunction
56
57         function void connect_phase(uvm_phase phase);
58             super.connect_phase(phase);
59             cov_export.connect(cov_fifo.analysis_export);
60         endfunction
61
62         task run_phase(uvm_phase phase);
63             super.run_phase(phase);
64             forever begin
65                 cov_fifo.get(seq_item_cov);
66                 cov_gp.sample();
67             end
68         endtask
69     endclass
70 endpackage
71
72

```



```

1  //////////////////////////////////////
2  // Author: Kareem Waseem
3  // Course: Digital Verification using SV & UVM
4  //
5  // Description: UVM Example
6  //
7  //////////////////////////////////////
8  package slave_env_pkg;
9  import uvm_pkg::*;
10 import agent_pkg::*;
11 import scoreboard_pkg::*;
12 import cov_col_pkg::*;
13 `include "uvm_macros.svh"
14 class slave_env extends uvm_env;
15     `uvm_component_utils(slave_env)
16     slave_agent      agt;
17     slave_scoreboard sb;
18     slave_coverage   cov;
19
20     function new (string name = "slave_env", uvm_component parent = null);
21         super.new(name, parent);
22     endfunction
23
24     function void build_phase (uvm_phase phase);
25         super.build_phase(phase);
26         agt = slave_agent      ::type_id::create("agt", this);
27         sb  = slave_scoreboard::type_id::create("sb",  this);
28         cov = slave_coverage  ::type_id::create("cov", this);
29     endfunction
30
31     function void connect_phase(uvm_phase phase);
32         super.connect_phase(phase);
33         agt.agt_ap.connect(sb.sb_export);
34         agt.agt_ap.connect(cov.cov_export);
35     endfunction
36 endclass
37 endpackage
38

```





```

1 //////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: UVM Example
6 //
7 //////////////////////////////////////////////////
8 import uvm_pkg::*;
9 import slave_test_pkg::*;
10 'include "uvm_macros.svh"
11
12 module top();
13     // Clock generation
14     bit clk;
15     initial forever #1 clk = !clk;
16     // Instantiate the interface and DUT
17     slave_if a_if (clk);
18     SLAVE dut (a_if.MOSI,a_if.MISO,a_if.SS_n,clk,a_if.rst_n,a_if.rx_data,a_if.rx_valid,a_if.tx_data,a_if.tx_valid);
19     golden_model golden (a_if.MOSI,a_if.MISO_golden,a_if.SS_n,clk,a_if.rst_n,a_if.rx_data_golden,a_if.rx_valid_golden,a_if.tx_data,a_if.tx_valid);
20     bind SLAVE sva_sva_inst(clk,a_if.MOSI,a_if.rst_n,a_if.SS_n,a_if.tx_valid,a_if.tx_data,a_if.rx_data,a_if.rx_valid,a_if.MISO);
21     initial begin
22         uvm_config_db #(virtual slave_if)::set(null, "uvm_test_top", "ifk", a_if);
23         run_test("slave_test");
24     end
25 endmodule
26

```

# Golden Model

```
1 module golden_model (MOSI, SS_n, clk, rst_n, rx_data, rx_valid, tx_data, tx_valid);
2
3   localparam IDLE    = 3'b000;
4   localparam WRITE   = 3'b001;
5   localparam CHK_CMD = 3'b010;
6   localparam READ_ADD = 3'b011;
7   localparam READ_DATA = 3'b100;
8
9   input      MOSI, clk, rst_n, SS_n, tx_valid;
10  input [7:0] tx_data;
11  output reg [9:0] rx_data;
12  output reg      rx_valid, MISO;
13
14
15  reg [2:0] cs , ns;
16  reg ADD_DATA_checker;
17  reg [3:0] counter1;
18  reg [3:0] counter2;
19
20  //state memory
21  always @(posedge clk)
22  begin
23    if(!rst_n)
24      cs <= IDLE;
25    else
26      cs <= ns ;
27  end
28
29  //next state logic
30  always @(*) begin
31    case(cs)
32      IDLE : begin
33        if(SS_n)
34          ns = IDLE;
35        else
36          ns = CHK_CMD;
37        end
38      CHK_CMD : begin
39        if(SS_n)
40          ns = IDLE;
41        else begin
42          if((MOSI == 0))
43            ns = WRITE;
44          else begin
45            if (ADD_DATA_checker)
46              ns = READ_ADD;
47            else
48              ns = READ_DATA;
49            end
50          end
51        end
52      WRITE : begin
53        if(SS_n)
54          ns = IDLE;
55        else
56          ns = WRITE;
57        end
58      READ_ADD : begin
59        if(SS_n)
60          ns = IDLE;
61        else
62          ns = READ_ADD;
63        end
64      READ_DATA : begin
65        if(SS_n)
66          ns = IDLE;
67        else
68          ns = READ_DATA;
69        end
70      endcase
71  end
72
73  //counter logic
74  always @(posedge clk) begin
75    if (!rst_n) begin
76      counter1 <= 10;
77      counter2 <= 0;
78      ADD_DATA_checker <= 1;
79      rx_data <= 0;
80      rx_valid <= 0;
81      MISO <= 0;
82    end
83    //IDLE state
84    else begin
85      if(cs == IDLE) begin
86        rx_valid <= 0;
87        counter1 <= 10;
88        counter2 <= 0;
89      end
90      //WRITE state
91      else if(cs == WRITE) begin
92        if (counter1 > 0)begin
93          rx_data[counter1-1] <= MOSI;
94          counter1 <= counter1 - 1;
95        end
96        else begin
97          rx_valid <= 1;
98        end
99      end
100      else if (cs == READ_ADD) begin
101        if (counter1 > 0)begin
102          rx_data[counter1-1] <= MOSI;
103          counter1 <= counter1 - 1;
104        end
105        else begin
106          rx_valid <= 1;
107          ADD_DATA_checker <= 0;
108        end
109      end
110      //READ_DATA state
111      else if (cs == READ_DATA) begin
112        if(tx_valid) begin
113          rx_valid <= 0;
114          if (counter2 > 0) begin
115            MISO <= tx_data[counter2-1];
116            counter2 <= counter2 - 1;
117          end
118          else
119            ADD_DATA_checker <= 1;
120          end
121        else begin
122          if (counter1 > 0)begin
123            rx_data[counter1-1] <= MOSI;
124            counter1 <= counter1 - 1;
125          end
126          else begin
127            rx_valid <= 1;
128            counter1 <= 10;
129          end
130        end
131      end
132    end
133  end
134 end
135 endmodule
136
```

# Do file

```
1 vlib work
2 vlog -f src_files.list +cover -covercells +define+SIM
3 vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
4
5 run 0
6 do wave.do
7 run -all
8
9 #coverage save UVM.ucdb -onexit
10 #vcover report UVM.ucdb -details -all -annotate -output coverage_rpt.txt
11
```

```
1 slave_if.sv
2 SPI_slave.sv
3 golden_model.v
4 sva.sv
5 shared_pkg.sv
6 config.sv
7 seq_item.sv
8 main_seq.sv
9 reset_seq.sv
10 sequencer.sv
11 driver.sv
12 monitor.sv
13 agent.sv
14 cov_col.sv
15 scoreboard.sv
16 env.sv
17 test.sv
18 top.sv
19
```

# Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Reset	When the reset is asserted the output value should be zero	Directed at the start of the simulation	-	A checker in the test bench to make sure the output is correct.
MISO	Verifying output in case of reading data	Randomized during the simulation	Covering all valid transitions	A checker in the scoreboard to make sure the output is correct compared to the golden model.
Reset_ia	When the reset is asserted the MISO, rx_valid, and rx_data signals should be zero	Randomized during the simulation under the constraints of reset to be off 99% of the time	-	A checker in the design module to make sure the output is correct. (assertion)
idle_chk	<b>check correct FSM transitions</b>	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
chk_wr	<b>check correct FSM transitions</b>	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
wr_idle	<b>check correct FSM transitions</b>	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
rd_add_idle	<b>check correct FSM transitions</b>	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
rd_data_idle	<b>check correct FSM transitions</b>	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)

# Coverage Report

```
coverage_rpt.txt
File Edit View

Coverage Report by instance with details

=====
=== Instance: /top/a_if
=== Design Unit: work.slave_if
=====

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles                74      74       0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/a_if --

      Node      1H->0L    0L->1H  "Coverage"
      -----
      MISO        1         1    100.00
    MISO_golden   1         1    100.00
      MOSI        1         1    100.00
      SS_n        1         1    100.00
      clk         1         1    100.00
      rst_n       1         1    100.00
    rx_data[0-9]   1         1    100.00
  rx_data_golden[0-9] 1         1    100.00
    rx_valid       1         1    100.00
  rx_valid_golden  1         1    100.00
    tx_data[0-7]   1         1    100.00
    tx_valid       1         1    100.00

Total Node Count   =      37
Toggled Node Count =      37
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (74 of 74 bins)

=====
=== Instance: /top/dut/sva_inst
=== Design Unit: work.sva
=====

Assertion Coverage:
  Assertions          3      3      0    100.00%
  -----
Name                  File(Line)                  Failure Count    Pass Count
  -----
/top/dut/sva_inst/miso_a
    sva.sv(10)                0          1
/top/dut/sva_inst/rx_valid_a
    sva.sv(12)                0          1
/top/dut/sva_inst/rx_data_a
    sva.sv(14)                0          1

Ln 1, Col 1 | 160,235 characters | 100% | Windows (CRLF) | UTF-8
```

```
coverage_rpt.txt
File Edit View
Coverage Report by instance with details

=====
=== Instance: /top/a_if
=== Design Unit: work.slave_if
=====
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              74      74      0    100.00%

=====Toggle Details=====
Toggle Coverage for instance /top/a_if --

      Node      1H->0L      0L->1H  "Coverage"
      -----
      MISO      1          1    100.00
      MISO_golden 1          1    100.00
      MOSI      1          1    100.00
      SS_n      1          1    100.00
      clk       1          1    100.00
      rst_n     1          1    100.00
      rx_data[0-9] 1          1    100.00
      rx_data_golden[0-9] 1          1    100.00
      rx_valid    1          1    100.00
      rx_valid_golden 1          1    100.00
      tx_data[0-7] 1          1    100.00
      tx_valid    1          1    100.00

Total Node Count    =    37
Toggled Node Count  =    37
Untoggled Node Count =    0

Toggle Coverage    =    100.00% (74 of 74 bins)

=====
=== Instance: /top/dut/sva_inst
=== Design Unit: work.sva
=====

Assertion Coverage:
  Assertions      3      3      0    100.00%
  -----
Name              File(Line)              Failure Count    Pass Count
  -----
/top/dut/sva_inst/miso_a
      sva.sv(10)              0          1
/top/dut/sva_inst/rx_valid_a
      sva.sv(12)              0          1
/top/dut/sva_inst/rx_data_a
      sva.sv(14)              0          1

Ln 1, Col 1 | 160,235 characters | 100% | Windows (CRLF) | UTF-8
```

coverage\_rpt.txt

File Edit View

=====  
=== Instance: /top/dut/sva\_inst  
=== Design Unit: work.sva  
=====

Assertion Coverage:

Assertions	3	3	0	100.00%
------------	---	---	---	---------

Name	File(Line)	Failure Count	Pass Count
-----			
/top/dut/sva_inst/miso_a			
sva.sv(10)		0	1
/top/dut/sva_inst/rx_valid_a			
sva.sv(12)		0	1
/top/dut/sva_inst/rx_data_a			
sva.sv(14)		0	1

Directive Coverage:

Directives	3	3	0	100.00%
------------	---	---	---	---------

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
-----						
/top/dut/sva_inst/miso_c	sva	Verilog	SVA	sva.sv(11)	106	Covered
/top/dut/sva_inst/rx_valid_c	sva	Verilog	SVA	sva.sv(13)	106	Covered
/top/dut/sva_inst/rx_data_c	sva	Verilog	SVA	sva.sv(15)	106	Covered

Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----				
Toggles	50	50	0	100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/dut/sva\_inst --

Node	1H->0L	0L->1H	"Coverage"
-----			
MISO	1	1	100.00
MOSI	1	1	100.00
SS_n	1	1	100.00
clk	1	1	100.00
rst_n	1	1	100.00
rx_data[0-9]	1	1	100.00
rx_valid	1	1	100.00
tx_data[0-7]	1	1	100.00
tx_valid	1	1	100.00

Total Node Count = 25  
Toggled Node Count = 25  
Untoggled Node Count = 0

Ln 1, Col 1 | 160,235 characters | 100% | Windows (CRLF) | UTF-8



```
coverage_rpt.txt
File Edit View
Enabled Coverage      Bins      Hits      Misses  Coverage
-----
Toggles              50        50         0    100.00%

=====Toggle Details=====
Toggle Coverage for instance /top/dut/sva_inst --

Node      1H->0L      0L->1H  "Coverage"
-----
MISO       1           1      100.00
MOSI       1           1      100.00
SS_n       1           1      100.00
clk        1           1      100.00
rst_n      1           1      100.00
rx_data[0-9] 1           1      100.00
rx_valid    1           1      100.00
tx_data[0-7] 1           1      100.00
tx_valid    1           1      100.00

Total Node Count   =      25
Toggled Node Count =      25
Untoggled Node Count =      0

Toggle Coverage    =    100.00% (50 of 50 bins)

=====
=== Instance: /top/dut
=== Design Unit: work.SLAVE
=====

Assertion Coverage:
  Assertions          5          5          0    100.00%
-----
Name                  File(Line)                  Failure Count    Pass Count
-----
/top/dut/idle_chk_a   SPI_slave.sv(141)           0              1
/top/dut/chk_wr_a     SPI_slave.sv(147)           0              1
/top/dut/wr_idle_a    SPI_slave.sv(153)           0              1
/top/dut/rd_add_idle_a
                     SPI_slave.sv(159)           0              1
/top/dut/rd_data_idle_a
                     SPI_slave.sv(165)           0              1

Branch Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
-----
Branches              36        36         0    100.00%

=====Branch Details=====
Branch Coverage for instance /top/dut

Line      Item      Count      Source
Ln 1, Col 1 | 160,235 characters | 100% | Windows (CRLF) | UTF-8
```

```
coverage_rpt.txt
File Edit View
115 1 383 else begin
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
120 2066 Count coming in to IF
120 1 1877 if (counter > 0) begin
124 1 189 else begin
Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:
Enabled Coverage Bins Covered Misses Coverage
-----
Conditions 6 6 0 100.00%

=====Condition Details=====

Condition Coverage for instance /top/dut --

File SPI_slave.sv
-----Focused Condition View-----
Line 86 Item 1 (~SS_n && received_address)
Condition totals: 2 of 2 input terms covered = 100.00%

Input Term Covered Reason for no coverage Hint
-----
SS_n Y
received_address Y

Rows: Hits FEC Target Non-masking condition(s)
-----
Row 1: 1 SS_n_0 received_address
Row 2: 1 SS_n_1 -
Row 3: 1 received_address_0 ~SS_n
Row 4: 1 received_address_1 ~SS_n

-----Focused Condition View-----
Line 90 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

Input Term Covered Reason for no coverage Hint
-----
(counter > 0) Y

Rows: Hits FEC Target Non-masking condition(s)
-----
Row 1: 1 (counter > 0)_0 -
Row 2: 1 (counter > 0)_1 -

-----Focused Condition View-----
Line 99 Item 1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

Input Term Covered Reason for no coverage Hint
-----
Ln 1, Col 1 160,235 characters 100% Windows (CRLF) UTF-8
```

```
coverage_rpt.txt
File Edit View
-----Focused Condition View-----
Line      120 Item    1 (counter > 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term  Covered  Reason for no coverage  Hint
-----
(counter > 0)      Y

  Rows:      Hits  FEC Target      Non-masking condition(s)
-----
Row  1:      1 (counter > 0)_0  -
Row  2:      1 (counter > 0)_1  -

Directive Coverage:
  Directives      5      5      0 100.00%

DIRECTIVE COVERAGE:
-----
Name                                Design Design  Lang File(Line)  Hits Status
Unit  UnitType
-----
/top/dut/idle_chk_c                 SLAVE Verilog  SVA  SPI_slave.sv(142)  734 Covered
/top/dut/chk_wr_c                   SLAVE Verilog  SVA  SPI_slave.sv(148)  607 Covered
/top/dut/wr_idle_c                  SLAVE Verilog  SVA  SPI_slave.sv(154)  3768 Covered
/top/dut/rd_add_idle_c              SLAVE Verilog  SVA  SPI_slave.sv(160)  1550 Covered
/top/dut/rd_data_idle_c             SLAVE Verilog  SVA  SPI_slave.sv(166)  2550 Covered

FSM Coverage:
  Enabled Coverage      Bins      Hits      Misses  Coverage
-----
FSM States              5        5        0 100.00%
FSM Transitions         8        8        0 100.00%

=====FSM Details=====

FSM Coverage for instance /top/dut --

FSM_ID: cs
Current State Object : cs
-----
State Value MapInfo :
-----
Line      State Name      Value
-----
30         IDLE          0
36         CHK_CMD        2
62         READ_DATA      4
56         READ_ADD       3

Ln 1, Col 1 | 160,235 characters | 100% | Windows (CRLF) | UTF-8
```

coverage\_rpt.txt

File

Edit

View

Summary	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
FSM States	5	5	0	100.00%
FSM Transitions	8	8	0	100.00%

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	40	40	0	100.00%

=====Statement Details=====

Statement Coverage for instance /top/dut --

Line	Item	Count	Source
----	----	-----	-----

```

File SPI_slave.v
1                               module SLAVE
(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
2
3                               localparam IDLE    = 3'b000;
4                               localparam WRITE     = 3'b001;
5                               localparam CHK_CMD    = 3'b010;
6                               localparam READ_ADD   = 3'b011;
7                               localparam READ_DATA  = 3'b100;
8
9                               input                MOSI, clk, rst_n, SS_n, tx_valid;
10                              input [7:0] tx_data;
11                              output reg [9:0] rx_data;
12                              output reg      rx_valid, MISO;
13
14                              reg [3:0] counter;
15                              reg      received_address;
16
17                              reg [2:0] cs, ns;
18
19                              1          2915  always @(posedge clk) begin
20                                  if (~rst_n) begin
21                                      1          105      cs <= IDLE;
22                                  end
23                                  else begin
24                                      1          2810     cs <= ns;
25                                  end
26                              end
27
28                              1          3628  always @(*) begin
29                                  case (cs)
30                                      IDLE : begin
31                                          if (SS_n)
32                                              1          651      ns = IDLE;
33                                          else
34                                              1          746      ns = CHK_CMD;
35                                      end
36                                      CHK_CMD : begin

```

Ln 1, Col 1

160,235 characters

100%

Windows (CRLF)

UTF-8

coverage\_rpt.txt

File

Edit

View

122

1

1877

counter <= counter - 1;

123

end

124

else begin

125

1

189

rx\_valid <= 1;

126

1

189

counter <= 10; //10

Toggle Coverage:

Enabled Coverage

Bins

Hits

Misses

Coverage

-----

-----

-----

-----

-----

Toggles

72

72

0

100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/dut --

Node

1H->0L

0L->1H

"Coverage"

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

-----

MISO

1

1

100.00

MOSI

1

1

100.00

SS\_n

1

1

100.00

clk

1

1

100.00

counter[0-3]

1

1

100.00

cs[0-2]

1

1

100.00

ns[0-2]

1

1

100.00

received\_address

1

1

100.00

rst\_n

1

1

100.00

rx\_data[0-9]

1

1

100.00

rx\_valid

1

1

100.00

tx\_data[0-7]

1

1

100.00

tx\_valid

1

1

100.00

Total Node Count

=

36

Toggled Node Count

=

36

Untoggled Node Count

=

0

Toggle Coverage

=

100.00% (72 of 72 bins)

=== Instance: /top/golden

=== Design Unit: work.golden\_model

=====

Branch Coverage:

Enabled Coverage

Bins

Hits

Misses

Coverage

-----

-----

-----

-----

-----

Branches

39

39

0

100.00%

=====Branch Details=====

Branch Coverage for instance /top/golden

Line

Item

Count

Source

----

----

-----

-----

File golden\_model.v

-----IF Branch-----

Ln 1, Col 1

160,235 characters

100%

Windows (CRLF)

UTF-8

coverage\_rpt.txt

File Edit View

-----IF Branch-----

114668Count coming in to IF

1141285if (counter2 > 0) begin

1181383else

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----

1222066Count coming in to IF

1221901if (counter1 > 0)begin

126165else begin

Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
-----	----	----	----	-----
Conditions	8	8	0	100.00%

=====Condition Details=====

Condition Coverage for instance /top/golden --

File golden\_model.v

-----Focused Condition View-----

Line85Item1(cs == 0)

Condition totals: 1 of 1 input term covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
(cs == 0)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	(cs == 0)_0	-
Row 2:	1	(cs == 0)_1	-

-----Focused Condition View-----

Line91Item1(cs == 1)

Condition totals: 1 of 1 input term covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
-----	-----	-----	-----
(cs == 1)	Y		

Rows:	Hits	FEC Target	Non-masking condition(s)
-----	-----	-----	-----
Row 1:	1	(cs == 1)_0	-
Row 2:	1	(cs == 1)_1	-

-----Focused Condition View-----

Line92Item1(counter1 > 0)

Condition totals: 1 of 1 input term covered = 100.00%

Input Term	Covered	Reason for no coverage	Hint
------------	---------	------------------------	------

Ln 1, Col 1

160,235 characters

100%

Windows (CRLF)

UTF-8

31

```
coverage_rpt.txt
File Edit View
(counter1 > 0) Y

Rows: Hits FEC Target Non-masking condition(s)
-----
Row 1: 1 (counter1 > 0)_0 -
Row 2: 1 (counter1 > 0)_1 -

FSM Coverage:
Enabled Coverage Bins Hits Misses Coverage
-----
FSM States 5 5 0 100.00%
FSM Transitions 8 8 0 100.00%

=====FSM Details=====

FSM Coverage for instance /top/golden --

FSM_ID: cs
Current State Object : cs
State Value MapInfo :
-----
Line State Name Value
-----
32 IDLE 0
38 CHK_CMD 2
64 READ_DATA 4
58 READ_ADD 3
52 WRITE 1
Covered States :
-----
State Hit_count
-----
IDLE 750
CHK_CMD 738
READ_DATA 449
READ_ADD 315
WRITE 663
Covered Transitions :
-----
Line Trans_ID Hit_count Transition
-----
36 0 738 IDLE -> CHK_CMD
48 1 225 CHK_CMD -> READ_DATA
46 2 159 CHK_CMD -> READ_ADD
43 3 334 CHK_CMD -> WRITE
40 4 20 CHK_CMD -> IDLE
66 5 225 READ_DATA -> IDLE
60 6 158 READ_ADD -> IDLE
54 7 334 WRITE -> IDLE

Summary Bins Hits Misses Coverage
Ln 1, Col 1 160,235 characters 100% Windows (CRLF) UTF-8
```

coverage\_rpt.txt

File

Edit

View

66

60

54

5

6

7

225

158

334

READ\_DATA -> IDLE

READ\_ADD -> IDLE

WRITE -> IDLE

Summary

-----

FSM States

FSM Transitions

5

8

5

8

0

0

100.00%

100.00%

Statement Coverage:

Enabled Coverage

-----

Statements

41

41

0

100.00%

=====Statement Details=====

Statement Coverage for instance /top/golden --

Line

Item

Count

Source

-----

-----

File golden\_model.v

1

module golden\_model

(MOSI,MISO,SS\_n,clk,rst\_n,rx\_data,rx\_valid,tx\_data,tx\_valid);

2

3

localparam IDLE = 3'b000;

4

localparam WRITE = 3'b001;

5

localparam CHK\_CMD = 3'b010;

6

localparam READ\_ADD = 3'b011;

7

localparam READ\_DATA = 3'b100;

8

9

input MOSI, clk, rst\_n, SS\_n, tx\_valid;

10

input [7:0] tx\_data;

11

output reg [9:0] rx\_data;

12

output reg rx\_valid, MISO;

13

14

15

reg [2:0] cs , ns;

16

reg ADD\_DATA\_checker;

17

reg [3:0] counter1;

18

reg [3:0] counter2;

19

20

//state memory

21

1

2915

always @(posedge clk)

22

begin

23

if(~rst\_n)

24

1

105

cs <= IDLE;

25

else

26

1

2810

cs <= ns ;

27

end

28

29

//next state logic

30

1

3628

always @(\*) begin

31

case(cs)

32

IDLE : begin

Ln 1, Col 1

160,235 characters

100%

Windows (CRLF)

UTF-8



coverage\_rpt.txt

File

Edit

View

14

1

10000

repeat(10000) begin

15

1

10000

seq\_item =

slave\_seq\_item::type\_id::create("seq\_item");

16

1

10000

start\_item(seq\_item);

17

assert(seq\_item.randomize());

18

1

10000

finish\_item(seq\_item);

=====

=== Instance: /cov\_col\_pkg

=== Design Unit: work.cov\_col\_pkg

=====

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	5	na	na	na
Covergroup Bins	26	26	0	100.00%

Covergroup	Metric	Goal	Bins	Status
------------	--------	------	------	--------

TYPE /cov_col_pkg/slave_coverage/cov_gp	100.00%	100	-	Covered
covered/total bins:	26	26	-	
missing/total bins:	0	26	-	
% Hit:	100.00%	100	-	
Coverpoint rx_data_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Coverpoint rx_trans_cp	100.00%	100	-	Covered
covered/total bins:	11	11	-	
missing/total bins:	0	11	-	
% Hit:	100.00%	100	-	
Coverpoint ss_n_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint mosi_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Cross patterns_by_protocol	100.00%	100	-	Covered
covered/total bins:	5	5	-	
missing/total bins:	0	5	-	
% Hit:	100.00%	100	-	
Covergroup instance \cov_col_pkg::slave_coverage::cov_gp	100.00%	100	-	Covered
covered/total bins:	26	26	-	
missing/total bins:	0	26	-	
% Hit:	100.00%	100	-	
Coverpoint rx_data_cp	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	

Ln 1, Col 1


160,235 characters

100%

Windows (CRLF)

UTF-8

# QuestaSim results



Covergroups

Name	% of Goal	Status	Included	Total Bins	Weight
/cov_col_pkg/slave_co...	100.00...	✓	✓	26	1
<b>TYPE</b> cov_gp...	100.00...	✓	✓	4	1
CVP cov_gp::rx_...	100.00...	✓	✓	11	1
CVP cov_gp::rx_...	100.00...	✓	✓	2	1
CVP cov_gp::ss_...	100.00...	✓	✓	4	1
CVP cov_gp::mo...	100.00...	✓	✓	5	1
CROSS cov_gp::...	100.00...	✓	✓	26	1
<b>INST</b> Vcov_c...	100.00...	✓	✓	4	1
CVP rx_data_...	100.00...	✓	✓	11	1
CVP rx_trans_...	100.00...	✓	✓	2	1
CVP ss_n_cp...	100.00...	✓	✓	4	1
CVP mosi_cp...	100.00...	✓	✓	5	1
CROSS patter...	100.00...	✓	✓		

Cover Directives

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory
▲ /top/dut/idle_chk_c	SVA	✓	Off	734	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/chk_wr_c	SVA	✓	Off	607	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/wr_idle_c	SVA	✓	Off	3768	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/rd_add_idle_...	SVA	✓	Off	1550	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/rd_data_idle_...	SVA	✓	Off	2550	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/sva_inst/miso...	SVA	✓	Off	106	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/sva_inst/rx_v...	SVA	✓	Off	106	1	Unlimited	1	100%	✓	✓	0	0
▲ /top/dut/sva_inst/rx_d...	SVA	✓	Off	106	1	Unlimited	1	100%	✓	✓	0	0

Assertions

Name	Assertion Type	Language	Enable	Failure Cou	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cu
▲ /uvm_pkg::uvm_reg_map::do...	Immediate	SVA	on	0	0	-	-	-	-	-
▲ /uvm_pkg::uvm_reg_map::do...	Immediate	SVA	on	0	0	-	-	-	-	-
▲ /main_seq_pkg::slave_main_s...	Immediate	SVA	on	0	1	-	-	-	-	-
▣ ▲ /top/dut/idle_chk_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/chk_wr_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/wr_idle_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/rd_add_idle_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/rd_data_idle_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/sva_inst/miso_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/sva_inst/rx_valid_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-
▣ ▲ /top/dut/sva_inst/rx_data_a	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	-

*Thank you*