

SYNC FIFO

SV Project

Muhammad Naim

SYNC FIFO

Original design

```
1 ///////////////////////////////////////////////////////////////////
2 // Author: Kareem Waseem
3 // Course: Digital Verification using SV & UVM
4 //
5 // Description: FIFO Design
6 //
7 ///////////////////////////////////////////////////////////////////
8 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
9     parameter FIFO_WIDTH = 16;
10    parameter FIFO_DEPTH = 8;
11    input [FIFO_WIDTH-1:0] data_in;
12    input clk, rst_n, wr_en, rd_en;
13    output reg [FIFO_WIDTH-1:0] data_out;
14    output reg wr_ack, overflow;
15    output full, empty, almostfull, almostempty, underflow;
16
17    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19    reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22    reg [max_fifo_addr:0] count;
23
24    always @(posedge clk or negedge rst_n) begin
25        if (!rst_n) begin
26            wr_ptr <= 0;
27        end
28        else if (wr_en && count < FIFO_DEPTH) begin
29            mem[wr_ptr] <= data_in;
30            wr_ack <= 1;
31            wr_ptr <= wr_ptr + 1;
32        end
33        else begin
34            wr_ack <= 0;
35            if (full & wr_en)
36                overflow <= 1;
37            else
38                overflow <= 0;
39        end
40    end
41
42    always @(posedge clk or negedge rst_n) begin
43        if (!rst_n) begin
44            rd_ptr <= 0;
45        end
46        else if (rd_en && count != 0) begin
47            data_out <= mem[rd_ptr];
48            rd_ptr <= rd_ptr + 1;
49        end
50    end
51
52    always @(posedge clk or negedge rst_n) begin
53        if (!rst_n) begin
54            count <= 0;
55        end
56        else begin
57            if ( ({wr_en, rd_en} == 2'b10) && !full)
58                count <= count + 1;
59            else if ( ({wr_en, rd_en} == 2'b01) && !empty)
60                count <= count - 1;
61        end
62    end
63
64    assign full = (count == FIFO_DEPTH)? 1 : 0;
65    assign empty = (count == 0)? 1 : 0;
66    assign underflow = (empty && rd_en)? 1 : 0;
67    assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
68    assign almostempty = (count == 1)? 1 : 0;
69
70    endmodule
```

After fixing

```
1 import shared_pkg::*;
2 module FIFO(fifo_if.DUT f_if);
3
4 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
5
6 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
7
8 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
9 reg [max_fifo_addr:0] count;
10
11 always @(posedge f_if.clk or negedge f_if.rst_n) begin
12     if (!f_if.rst_n) begin
13         wr_ptr      <= 0;
14         f_if.wr_ack  <= 0; /////////////// wr_ack reset
15         f_if.overflow <= 0; /////////////// overflow reset
16         for (int i = 0; i < FIFO_DEPTH; i++)
17             mem[i] <= 0; /////////////// memory reset
18     end
19     else if (f_if.wr_en && count < FIFO_DEPTH) begin
20         mem[wr_ptr] <= f_if.data_in;
21         f_if.wr_ack <= 1;
22         wr_ptr <= wr_ptr + 1;
23     end
24     else begin
25         f_if.wr_ack <= 0;
26         if (f_if.full && f_if.wr_en) ///logical operator "&&"
27             f_if.overflow <= 1;
28         else
29             f_if.overflow <= 0;
30     end
31 end
32
33 always @(posedge f_if.clk or negedge f_if.rst_n) begin
34     if (!f_if.rst_n) begin
35         f_if.data_out <= 0; /////////////// reset data_out
36         rd_ptr <= 0;
37     end
38     else if (f_if.rd_en && count != 0) begin
39         f_if.data_out <= mem[rd_ptr];
40         rd_ptr <= rd_ptr + 1;
41     end
42 end
43
44 always @(posedge f_if.clk or negedge f_if.rst_n) begin
45     if (!f_if.rst_n) begin
46         count <= 0;
47     end
48     else begin
49         /////////////// both enabled condition
50         if (({f_if.wr_en, f_if.rd_en} == 2'b11) && f_if.empty)
51             count <= count + 1;
52         else if (({f_if.wr_en, f_if.rd_en} == 2'b11) && f_if.full)
53             count <= count - 1;
54         else if (({f_if.wr_en, f_if.rd_en} == 2'b10) && !f_if.full)
55             count <= count + 1;
56         else if (({f_if.wr_en, f_if.rd_en} == 2'b01) && !f_if.empty)
57             count <= count - 1;
58         else
59             count <= count;
60     end
61 end
62
63 assign f_if.full      = (count == FIFO_DEPTH)? 1 : 0;
64 assign f_if.empty     = (count == 0)? 1 : 0;
65 assign f_if.underflow = (count == 0 && f_if.rd_en)? 1 : 0;
66 assign f_if.almostfull = (count == FIFO_DEPTH-1)? 1 : 0; /// -1
67 assign f_if.almostempty = (count == 1)? 1 : 0;
68
69
```

Bugs:

1. FIFO “data_out”, “mem”, “overflow”, and “wr_ack” signals are not in reset.
2. Using reduction operator “&” instead of a logical operator “&&” in overflow condition (line 26).
3. Missing “count” condition if both “wr_en” and “rd_en” signals are high.
4. “-2” instead of “-1” in the “almostfull” condition

Design Assertions

```
1 ////////////////////////////////////////////////////////////////// assertions ///////////////////////////////////
2 `ifdef SIM
3     always_comb begin
4         if(!f_if.rst_n) begin
5             rd_ptr_ia: assert final(rd_ptr == 0);
6             wr_ptr_ia: assert final(wr_ptr == 0);
7             count_a : assert final(count == 0);
8         end
9     end
10    property wr_ack_p;
11        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && !f_if.full) |>= f_if.wr_ack;
12    endproperty
13    property overflow_p;
14        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.wr_en && f_if.full) |>= f_if.overflow;
15    endproperty
16    property underflow_p;
17        @(posedge f_if.clk) disable iff (!f_if.rst_n) (f_if.rd_en && f_if.empty) |>= f_if.underflow;
18    endproperty
19    property empty_p;
20        @(posedge f_if.clk) (count == 0) |>= f_if.empty;
21    endproperty
22    property full_p;
23        @(posedge f_if.clk) disable iff (!f_if.rst_n) (count == FIFO_DEPTH) |>= f_if.full;
24    endproperty
25    property almostfull_p;
26        @(posedge f_if.clk) disable iff (!f_if.rst_n) (count == FIFO_DEPTH-1) |>= f_if.almostfull;
27    endproperty
28    property almostempty_p;
29        @(posedge f_if.clk) disable iff (!f_if.rst_n) (count == 1) |>= f_if.almostempty;
30    endproperty
31    property wr_ptr_p;
32        @(posedge f_if.clk) disable iff (!f_if.rst_n) wr_ptr == FIFO_DEPTH-1 |>= wr_ptr == 0 [->1];
33    endproperty
34    property rd_ptr_p;
35        @(posedge f_if.clk) disable iff (!f_if.rst_n) rd_ptr == FIFO_DEPTH-1 |>= rd_ptr == 0 [->1];
36    endproperty
37    property ptr_p;
38        @(posedge f_if.clk) disable iff (!f_if.rst_n) wr_ptr != FIFO_DEPTH |rd_ptr != FIFO_DEPTH;
39    endproperty
40    // b
41    wr_ack_a: assert property (wr_ack_p);
42    wr_ack_c: cover property (wr_ack_p);
43    // c
44    overflow_a: assert property (overflow_p);
45    overflow_c: cover property (overflow_p);
46    // d
47    underflow_a: assert property (underflow_p);
48    underflow_c: cover property (underflow_p);
49    // e
50    empty_a: assert property (empty_p);
51    empty_c: cover property (empty_p);
52    // f
53    full_a: assert property (full_p);
54    full_c: cover property (full_p);
55    // g
56    almostfull_a: assert property (almostfull_p);
57    almostfull_c: cover property (almostfull_p);
58    // h
59    almostempty_a: assert property (almostempty_p);
60    almostempty_c: cover property (almostempty_p);
61    // i
62    wr_ptr_a: assert property (wr_ptr_p);
63    wr_ptr_c: cover property (wr_ptr_p);
64    // i
65    rd_ptr_a: assert property (rd_ptr_p);
66    rd_ptr_c: cover property (rd_ptr_p);
67    // j
68    ptr_a: assert property (ptr_p) else $error("ptrs are off limits");
69    ptr_c: cover property (ptr_p);
70    `endif
71 endmodule
```

Shared package

```
1 package shared_pkg;  
2     parameter FIFO_WIDTH = 16;  
3     parameter FIFO_DEPTH = 8;  
4     bit test_finished;  
5     int error_count, correct_count;  
6     event start_sampling;  
7 endpackage  
8
```

Interface

```
1 import shared_pkg::*;  
2 interface fifo_if(clk);  
3     input clk;  
4     logic [FIFO_WIDTH-1:0] data_in;  
5     logic rst_n, wr_en, rd_en;  
6     logic [FIFO_WIDTH-1:0] data_out;  
7     logic wr_ack, overflow;  
8     logic full, empty, almostfull, almostempty, underflow;  
9  
10    modport DUT (  
11        input clk, data_in, rst_n, wr_en, rd_en,  
12        output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow  
13    );  
14    modport TEST (  
15        output data_in, rst_n, wr_en, rd_en,  
16        input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow  
17    );  
18    modport MON (  
19        input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow  
20    );  
21 endinterface  
22
```

Transaction package

```
1 package fifo_transaction_pkg;
2 import shared_pkg::*;
3 class fifo_transaction;
4     rand logic [FIFO_WIDTH-1:0] data_in;
5     rand logic rst_n, wr_en, rd_en;
6     logic [FIFO_WIDTH-1:0] data_out;
7     logic wr_ack, overflow;
8     logic full, empty, almostfull, almostempty, underflow;
9     int RD_EN_ON_DIST, WR_EN_ON_DIST;
10
11     //////////// constraints ////////////
12     constraint reset_c {rst_n dist{0:=1, 1:=99}};
13     constraint wr_en_c {wr_en dist{0:=(100-WR_EN_ON_DIST), 1:=WR_EN_ON_DIST}};
14     constraint rd_en_c {rd_en dist{0:=(100-RD_EN_ON_DIST), 1:=RD_EN_ON_DIST}};
15
16     // constructor
17     function new(input int RD_EN_ON_DIST = 30, WR_EN_ON_DIST = 70);
18         this.RD_EN_ON_DIST = RD_EN_ON_DIST;
19         this.WR_EN_ON_DIST = WR_EN_ON_DIST;
20     endfunction
21 endclass
22 endpackage
23
```


Scoreboard package

```
1 package fifo_scoreboard_pkg;
2 import shared_pkg::*;
3 import fifo_transaction_pkg::*;
4 class fifo_scoreboard;
5     logic [FIFO_WIDTH-1:0] data_out_ref = 0;
6     logic full_ref = 0, empty_ref = 1;
7     bit [FIFO_WIDTH-1:0] fifo_q [$];
8
9     // check data
10    function void check_data(fifo_transaction f_txn);
11        reference_model(f_txn);
12        if (data_out_ref == f_txn.data_out)
13            correct_count++;
14        else begin
15            error_count++;
16            $display("ERROR: data_out = %h, expected: %h",f_txn.data_out ,data_out_ref);
17        end
18    endfunction
19
20    // ref model
21    function void reference_model(fifo_transaction f_txn);
22        if (!f_txn.rst_n) begin
23            data_out_ref = 0;
24            full_ref      = 0;
25            empty_ref     = 1;
26            fifo_q.delete();
27        end
28        else begin
29            if (f_txn.wr_en && !full_ref)
30                fifo_q.push_back(f_txn.data_in);
31
32            if (f_txn.rd_en && !empty_ref)
33                data_out_ref = fifo_q.pop_front();
34
35            empty_ref = fifo_q.size() == 0;
36            full_ref  = fifo_q.size() == FIFO_DEPTH;
37        end
38    endfunction
39 endclass
40 endpackage
41
```

Coverage package

```
1 package fifo_coverage_pkg;
2 import fifo_transaction_pkg::*;
3 class fifo_coverage;
4     // handel
5     fifo_transaction f_cvg_txn;
6
7     ////////////////////////////////////////////////// covergroup ///////////////////////////////////
8     covergroup cov_gp;
9         // coverpoints
10        wr_en_cp      : coverpoint f_cvg_txn.wr_en      ;
11        rd_en_cp      : coverpoint f_cvg_txn.rd_en      ;
12        wr_ack_cp     : coverpoint f_cvg_txn.wr_ack     ;
13        overflow_cp    : coverpoint f_cvg_txn.overflow   ;
14        full_cp        : coverpoint f_cvg_txn.full       ;
15        empty_cp       : coverpoint f_cvg_txn.empty      ;
16        almostfull_cp : coverpoint f_cvg_txn.almostfull ;
17        almostempty_cp: coverpoint f_cvg_txn.almostempty;
18        underflow_cp  : coverpoint f_cvg_txn.underflow  ;
19
20        // cross coverage
21        wr_ack_cc      : cross wr_en_cp, rd_en_cp, wr_ack_cp {
22            illegal_bins wr_0 = binsof(wr_en_cp) intersect {0} && binsof(wr_ack_cp) intersect {1};
23        }
24        overflow_cc    : cross wr_en_cp, rd_en_cp, overflow_cp {
25            illegal_bins wr_0 = binsof(wr_en_cp) intersect {0} && binsof(overflow_cp) intersect {1};
26        }
27        full_cc        : cross wr_en_cp, rd_en_cp, full_cp {
28            illegal_bins rd_1 = binsof(rd_en_cp) intersect {1} && binsof(full_cp) intersect {1};
29        }
30        empty_cc       : cross wr_en_cp, rd_en_cp, empty_cp      ;
31        almostfull_cc  : cross wr_en_cp, rd_en_cp, almostfull_cp ;
32        almostempty_cc : cross wr_en_cp, rd_en_cp, almostempty_cp;
33        underflow_cc   : cross wr_en_cp, rd_en_cp, underflow_cp {
34            illegal_bins rd_0 = binsof(rd_en_cp) intersect {0} && binsof(underflow_cp) intersect {1};
35        }
36    endgroup: cov_gp
37
38    // sample data function
39    function void sample_data(fifo_transaction f_txn);
40        f_cvg_txn = f_txn;
41        cov_gp.sample;
42    endfunction
43
44    // constructor function
45    function new();
46        cov_gp = new;
47    endfunction
48 endclass
49 endpackage
50
```

Monitor

```
1 import shared_pkg::*;
2 import fifo_transaction_pkg::*;
3 import fifo_coverage_pkg::*;
4 import fifo_scoreboard_pkg::*;
5 module monitor(fifo_if.MON f_if);
6     fifo_transaction f_txn;
7     fifo_coverage    f_cov;
8     fifo_scoreboard  f_scb;
9
10    initial begin
11        f_txn = new;
12        f_cov = new;
13        f_scb = new;
14    forever begin
15        @start_sampling;
16        // inputs
17        f_txn.data_in = f_if.data_in;
18        f_txn.rst_n   = f_if.rst_n;
19        f_txn.wr_en   = f_if.wr_en;
20        f_txn.rd_en   = f_if.rd_en;
21
22        // outputs
23        f_txn.data_out = f_if.data_out;
24        f_txn.wr_ack   = f_if.wr_ack;
25        f_txn.overflow = f_if.overflow;
26        f_txn.full     = f_if.full;
27        f_txn.empty    = f_if.empty;
28        f_txn.almostfull = f_if.almostfull;
29        f_txn.almostempty = f_if.almostempty;
30        f_txn.underflow = f_if.underflow;
31
32        fork
33            begin
34                f_cov.sample_data(f_txn);
35            end
36            begin
37                f_scb.check_data(f_txn);
38            end
39        join
40
41        if (test_finished) begin
42            $display("Correct: m, Error: m", correct_count, error_count);
43            $stop;
44        end
45    end
46 end
47 endmodule
48
```

Testbench



```
1  import shared_pkg::*;
2  import fifo_transaction_pkg::*;
3  module tb(fifo_if.TEST f_if);
4  fifo_transaction f_txn;
5
6  initial begin
7      f_txn = new;
8
9      test_finished = 0;
10     assert_reset;
11
12     repeat (10000) begin
13         @(negedge f_if.clk);
14         assert(f_txn.randomize());
15         drive_signals();
16         #2 -> start_sampling;
17     end
18
19     test_finished = 1;
20 end
21
22 task assert_reset;
23     f_if.rst_n = 0;
24     repeat(3) @(negedge f_if.clk);
25     f_if.rst_n = 1;
26 endtask
27
28 task drive_signals();
29     f_if.data_in = f_txn.data_in;
30     f_if.rst_n    = f_txn.rst_n;
31     f_if.wr_en    = f_txn.wr_en;
32     f_if.rd_en    = f_txn.rd_en;
33 endtask
34
35 endmodule
36
```

Top

```
1 module top;
2     bit clk;
3     initial forever #1 clk = !clk;
4
5     // instace
6     fifo_if f_if (clk);
7     FIFO     DUT  (f_if);
8     tb       TB   (f_if);
9     monitor MON  (f_if);
10
11     ////////////////////////////////// reset assertions //////////////////////////////////
12     `ifdef SIM
13         always_comb begin
14             if(!f_if.rst_n) begin
15                 data_out_ia: assert final(f_if.data_out == 0);
16                 wr_ack_ia  : assert final(f_if.wr_ack  == 0);
17                 overflow_ia: assert final(f_if.overflow == 0);
18             end
19         end
20     `endif
21 endmodule
22
```

Do file



```
1  vlib work
2  vlog *v +cover -covercells +define+SIM
3  vsim -voptargs=+acc work.top -cover
4
5  run 0
6  do wave.do
7  run -all
8
9  coverage save tb.ucdb -onexit
10 vcover report tb.ucdb -details -all -annotate -output fifo_cvg_rpt.tx
    t
11
```

Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
Reset	When the reset is asserted the output value should be zero	Directed at the start of the simulation	-	A checker in the test bench to make sure the output is correct.
Check_data	Verifying FIFO output in case of reading	Randomized during the simulation under the constraints of "rd_en" signal to be on 30% of the time	-	A checker in the scoreboard to make sure the output is correct compared to the golden model.
Reset_ia	When the reset is asserted the data_out, wr_ack, and overflow signals should be zero	Randomized during the simulation under the constraints of reset to be off 99% of the time	-	A checker in the design module to make sure the output is correct. (assertion)
b	Wr_ack signal is high when the writing completed successfully.	Randomized during the simulation under the constraint of the wr_en to be on 70% of the time	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
c	Overflow signal is high when the writing occurs with fifo memory full.	Randomized during the simulation under the constraint of the wr_en to be on 70% of the time	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
d	underflow signal is high when the reading occurs with fifo memory empty.	Randomized during the simulation under the constraints of "rd_en" signal to be on 30% of the time	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
e	empty signal is high when the fifo memory is empty.	Randomized during the simulation	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
f	full signal is high when the fifo memory is full.	Randomized during the simulation	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
g	almostfull signal is high when the fifo memory has one empty spot.	Randomized during the simulation	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)

h	almostempty signal is high when the fifo memory has one full spot.	Randomized during the simulation	Cross coverage with write and read enable	A checker in the design module to make sure the output is correct. (assertion)
i	Fifo read and write pointers should wrap from max to zero	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
j	Fifo pointers don't exceed the max limit.	Randomized during the simulation	-	A checker in the design module to make sure the output is correct. (assertion)
Reset	When the reset is asserted the data_out, wr_ack, and overflow signals should be zero	Randomized during the simulation under the constraints of reset to be off 99% of the time	-	A checker in the top module to make sure the output is correct. (assertion)

Coverage Report

fifo_cvgt_rpt.txt

File Edit View

Coverage Report by instance with details

=====
=== Instance: /top/f_if
=== Design Unit: work.fifo_if
=====

Toggle Coverage:
Enabled Coverage Bins Hits Misses Coverage

Toggles 86 86 0 100.00%

=====Toggle Details=====

Toggle Coverage for instance /top/f_if --

	Node	1H->0L	0L->1H	"Coverage"
	almostempty	1	1	100.00
	almostfull	1	1	100.00
	clk	1	1	100.00
	data_in[0-15]	1	1	100.00
	data_out[0-15]	1	1	100.00
	empty	1	1	100.00
	full	1	1	100.00
	overflow	1	1	100.00
	rd_en	1	1	100.00
	rst_n	1	1	100.00
	underflow	1	1	100.00
	wr_ack	1	1	100.00
	wr_en	1	1	100.00

Total Node Count = 43
Toggled Node Count = 43
Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

=====
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=====

Assertion Coverage:
Assertions 13 13 0 100.00%

Name	File(Line)	Failure Count	Pass Count
/top/DUT/rd_ptr_ia	FIFO.sv(82)	0	1
/top/DUT/wr_ptr_ia	FIFO.sv(83)	0	1
/top/DUT/count_a	FIFO.sv(84)	0	1
/top/DUT/wr_ack_a	FIFO.sv(118)	0	1
/top/DUT/overflow_a	FIFO.sv(121)	0	1

Ln 1368, Col 1 | 93,964 characters | 100% | Windows (CRLF) | UTF-8

```
fifo_cvg_rpt.txt
File Edit View

=====
=== Instance: /top/DUT
=== Design Unit: work.FIFO
=====

Assertion Coverage:
  Assertions          13      13      0  100.00%
-----
Name                File(Line)                Failure Count    Pass Count
-----
/top/DUT/rd_ptr_ia   FIFO.sv(82)                0                1
/top/DUT/wr_ptr_ia   FIFO.sv(83)                0                1
/top/DUT/count_a     FIFO.sv(84)                0                1
/top/DUT/wr_ack_a    FIFO.sv(118)               0                1
/top/DUT/overflow_a  FIFO.sv(121)               0                1
/top/DUT/underflow_a FIFO.sv(124)               0                1
/top/DUT/empty_a     FIFO.sv(127)               0                1
/top/DUT/full_a      FIFO.sv(131)               0                1
/top/DUT/almostfull_a FIFO.sv(135)               0                1
/top/DUT/almostempty_a FIFO.sv(139)               0                1
/top/DUT/wr_ptr_a     FIFO.sv(143)               0                1
/top/DUT/rd_ptr_a     FIFO.sv(147)               0                1
/top/DUT/ptr_a        FIFO.sv(151)               0                1
Branch Coverage:
  Enabled Coverage    Bins    Hits    Misses    Coverage
-----
  Branches            27      27      0         100.00%

=====Branch Details=====

Branch Coverage for instance /top/DUT

  Line    Item          Count    Source
  ---    ---
File FIFO.sv
-----IF Branch-----
  19              10117    Count coming in to IF
  19      1          219      if (!f_if.rst_n) begin
  26      1          3571      else if (f_if.wr_en && count < FIFO_DEPTH) begin
  31      1          6327      else begin
Branch totals: 3 hits of 3 branches = 100.00%

-----IF Branch-----
  33              6327    Count coming in to IF
  33      1          3452      if (f_if.full && f_if.wr_en) ////logical operator
"&&"
  35      1          2875      else
Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  44              10117    Count coming in to IF
  44      1          3452      if (f_if.full && f_if.wr_en) ////logical operator
"&&"
  45      1          2875      else
Branch totals: 2 hits of 2 branches = 100.00%

Ln 1368, Col 1 | 93,964 characters | 100% | Windows (CRLF) | UTF-8
```

```
fifo_cvg_rpt.txt
File Edit View
01 1 210 5512 All False Count
Branch totals: 2 hits of 2 branches = 100.00%

Condition Coverage:
  Enabled Coverage      Bins   Covered   Misses   Coverage
  -----
  Conditions            24      24        0    100.00%

=====Condition Details=====

Condition Coverage for instance /top/DUT --

File FIFO.sv
-----Focused Condition View-----
Line      26 Item    1 (f_if.wr_en && (count < 8))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered   Reason for no coverage   Hint
  -----
  f_if.wr_en      Y
  (count < 8)      Y

  Rows:      Hits   FEC Target      Non-masking condition(s)
  -----
  Row  1:      1  f_if.wr_en_0      -
  Row  2:      1  f_if.wr_en_1      (count < 8)
  Row  3:      1  (count < 8)_0      f_if.wr_en
  Row  4:      1  (count < 8)_1      f_if.wr_en

-----Focused Condition View-----
Line      33 Item    1 (f_if.full && f_if.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered   Reason for no coverage   Hint
  -----
  f_if.full      Y
  f_if.wr_en      Y

  Rows:      Hits   FEC Target      Non-masking condition(s)
  -----
  Row  1:      1  f_if.full_0      -
  Row  2:      1  f_if.full_1      f_if.wr_en
  Row  3:      1  f_if.wr_en_0      f_if.full
  Row  4:      1  f_if.wr_en_1      f_if.full

-----Focused Condition View-----
Line      45 Item    1 (f_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered   Reason for no coverage   Hint
  -----
  f_if.rd_en      Y

Ln 1368, Col 1 | 93,964 characters | 100% | Windows (CRLF) | UTF-8
```

fifo_cvg_rpt.txt

File

Edit

View

Directive Coverage:

Directives	10	10	0	100.00%
------------	----	----	---	---------

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT/wr_ack_c	FIFO	Verilog	SVA	FIFO.sv(119)	3537	Covered
/top/DUT/overflow_c	FIFO	Verilog	SVA	FIFO.sv(122)	3416	Covered
/top/DUT/underflow_c	FIFO	Verilog	SVA	FIFO.sv(125)	55	Covered
/top/DUT/empty_c	FIFO	Verilog	SVA	FIFO.sv(128)	294	Covered
/top/DUT/full_c	FIFO	Verilog	SVA	FIFO.sv(132)	4854	Covered
/top/DUT/almostfull_c	FIFO	Verilog	SVA	FIFO.sv(136)	2922	Covered
/top/DUT/almostempty_c	FIFO	Verilog	SVA	FIFO.sv(140)	261	Covered
/top/DUT/wr_ptr_c	FIFO	Verilog	SVA	FIFO.sv(144)	1215	Covered
/top/DUT/rd_ptr_c	FIFO	Verilog	SVA	FIFO.sv(148)	1101	Covered
/top/DUT/ptr_c	FIFO	Verilog	SVA	FIFO.sv(152)	9898	Covered

Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
Statements	31	31	0	100.00%

=====Statement Details=====

Statement Coverage for instance /top/DUT --

Line	Item	Count	Source
File FIFO.sv			
9			module FIFO(fifo_if.DUT f_if);
10			
11			localparam max_fifo_addr = \$clog2(FIFO_DEPTH);
12			
13			reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
14			
15			reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
16			reg [max_fifo_addr:0] count;
17			
18	1	10117	always @(posedge f_if.clk or negedge f_if.rst_n) begin
19			if (!f_if.rst_n) begin
20	1	219	wr_ptr <= 0;
21	1	219	f_if.wr_ack <= 0; ////////////// wr_ack reset
22	1	219	f_if.overflow <= 0; ////////////// overflow reset
23	1	219	for (int i = 0; i < FIFO_DEPTH; i++)
23	2	1752	mem[i] <= 0; ////////////// memory reset
24	1	1752	mem[i] <= 0; ////////////// memory reset
25			end
26			else if (f_if.wr_en && count < FIFO_DEPTH) begin
27	1	3571	mem[wr_ptr] <= f_if.data_in;
28	1	3571	f_if.wr_ack <= 1;
28			

Ln 1368, Col 1

93,964 characters

100%

Windows (CRLF)

UTF-8

fifo_cvg_rpt.txt

FileEditView

Ln 36, Col 1 | 93,964 characters

3611

98929892

empty_ref = t1to_q.size() == 0;
full_ref = fifo_q.size() == FIFO_DEPTH;

=====
=== Instance: /fifo_coverage_pkg
=== Design Unit: work.fifo_coverage_pkg
=====

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	16	na	na	na
Covergroup Bins	66	66	0	100.00%

Covergroup	Metric	Goal	Bins	Status
TYPE /fifo_coverage_pkg/fifo_coverage/cov_gp	100.00%	100	-	Covered
covered/total bins:	66	66	-	
missing/total bins:	0	66	-	
% Hit:	100.00%	100	-	
Coverpoint wr_en_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	2910	1	-	Covered
bin auto[1]	7090	1	-	Covered
Coverpoint rd_en_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	7092	1	-	Covered
bin auto[1]	2908	1	-	Covered
Coverpoint wr_ack_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	6429	1	-	Covered
bin auto[1]	3571	1	-	Covered
Coverpoint overflow_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	5675	1	-	Covered
bin auto[1]	4325	1	-	Covered
Coverpoint full_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	5099	1	-	Covered
bin auto[1]	4901	1	-	Covered
Coverpoint empty_cp	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	

Ln 1368, Col 1 | 93,964 characters

100%

Windows (CRLF)

UTF-8

fifo_cvg_rpt.txt

File

Edit

View

bin <auto[1],auto[1],auto[1]>

20

1

-

Covered

bin <auto[1],auto[1],auto[0]>

2057

1

-

Covered

bin <auto[0],auto[1],auto[1]>

50

1

-

Covered

bin <auto[0],auto[1],auto[0]>

781

1

-

Covered

bin <auto[1],auto[0],auto[0]>

5013

1

-

Covered

bin <auto[0],auto[0],auto[0]>

2079

1

-

Covered

Illegal and Ignore Bins:

illegal_bin rd_0

0

-

ZERO

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT/wr_ack_c	FIFO	Verilog	SVA	FIFO.sv(119)	3537	Covered
/top/DUT/overflow_c	FIFO	Verilog	SVA	FIFO.sv(122)	3416	Covered
/top/DUT/underflow_c	FIFO	Verilog	SVA	FIFO.sv(125)	55	Covered
/top/DUT/empty_c	FIFO	Verilog	SVA	FIFO.sv(128)	294	Covered
/top/DUT/full_c	FIFO	Verilog	SVA	FIFO.sv(132)	4854	Covered
/top/DUT/almostfull_c	FIFO	Verilog	SVA	FIFO.sv(136)	2922	Covered
/top/DUT/almostempty_c	FIFO	Verilog	SVA	FIFO.sv(140)	261	Covered
/top/DUT/wr_ptr_c	FIFO	Verilog	SVA	FIFO.sv(144)	1215	Covered
/top/DUT/rd_ptr_c	FIFO	Verilog	SVA	FIFO.sv(148)	1101	Covered
/top/DUT/ptr_c	FIFO	Verilog	SVA	FIFO.sv(152)	9898	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 10

ASSERTION RESULTS:

Name	File(Line)	Failure Count	Pass Count
/top/data_out_ia	top.sv(15)	0	1
/top/wr_ack_ia	top.sv(16)	0	1
/top/overflow_ia	top.sv(17)	0	1
/top/DUT/rd_ptr_ia	FIFO.sv(82)	0	1
/top/DUT/wr_ptr_ia	FIFO.sv(83)	0	1
/top/DUT/count_a	FIFO.sv(84)	0	1
/top/DUT/wr_ack_a	FIFO.sv(118)	0	1
/top/DUT/overflow_a	FIFO.sv(121)	0	1
/top/DUT/underflow_a	FIFO.sv(124)	0	1
/top/DUT/empty_a	FIFO.sv(127)	0	1
/top/DUT/full_a	FIFO.sv(131)	0	1
/top/DUT/almostfull_a	FIFO.sv(135)	0	1
/top/DUT/almostempty_a	FIFO.sv(139)	0	1
/top/DUT/wr_ptr_a	FIFO.sv(143)	0	1
/top/DUT/rd_ptr_a	FIFO.sv(147)	0	1
/top/DUT/ptr_a	FIFO.sv(151)	0	1
/top/TB/#ublk#1954#12/immed__14	tb.sv(14)	0	1

Ln 1368, Col 1


93,964 characters

100%

Windows (CRLF)











UTF-8


















QuestaSim result



```
VSIM(paused)> run -all
# Correct: 10000, Error: 0
# ** Note: $stop : monitor.sv(43)
# Time: 20006 ns Iteration: 1 Instance: /top/MON
# Break in Module monitor at monitor.sv line 43
```

Name	Assertion Type	Language	Enable	Failure Co	Pass Count	Active Cou
▲ /top/data_out_ia	Immediate	SVA	on	0	1	
▲ /top/wr_ack_ia	Immediate	SVA	on	0	1	
▲ /top/overflow_ia	Immediate	SVA	on	0	1	
■▲ /top/DUT/rd_ptr_ia	Immediate	SVA	on	0	1	
■▲ /top/DUT/wr_ptr_ia	Immediate	SVA	on	0	1	
■▲ /top/DUT/count_a	Immediate	SVA	on	0	1	
■▲ /top/DUT/wr_ack_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/overflow_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/underflow_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/empty_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/full_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/almostfull_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/almostempty_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/wr_ptr_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/rd_ptr_a	Concurrent	SVA	on	0	1	
■▲ /top/DUT/ptr_a	Concurrent	SVA	on	0	1	
▲ /top/TB/#ublk#1954#12/immed__14	Immediate	SVA	on	0	1	

Cover Directives												
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	P
▲ /top/DUT/wr_ack_c	SVA	✓	Off	3537	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/overflow_c	SVA	✓	Off	3411	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/underflow_c	SVA	✓	Off	55	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/empty_c	SVA	✓	Off	294	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/full_c	SVA	✓	Off	4849	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/almostfull_c	SVA	✓	Off	2922	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/almostempt...	SVA	✓	Off	261	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/wr_ptr_c	SVA	✓	Off	1215	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/rd_ptr_c	SVA	✓	Off	1101	1	Unlimited	1	100%		✓	0	
▲ /top/DUT/ptr_c	SVA	✓	Off	9893	1	Unlimited	1	100%		✓	0	

Covergroups						
Name	% of Goal	Status	Included	Weight	Total Bins	
[-] /fifo_coverage_pkg/fifo_coverage						
[-] TYPE cov_gp	100.00%		✓	1	66	
[-] CVP cov_gp::wr_en_cp	100.00%		✓	1	2	
[-] CVP cov_gp::rd_en_cp	100.00%		✓	1	2	
[-] CVP cov_gp::wr_ack_cp	100.00%		✓	1	2	
[-] CVP cov_gp::overflow_cp	100.00%		✓	1	2	
[-] CVP cov_gp::full_cp	100.00%		✓	1	2	
[-] CVP cov_gp::empty_cp	100.00%		✓	1	2	
[-] CVP cov_gp::almostfull_cp	100.00%		✓	1	2	
[-] CVP cov_gp::almostempty_cp	100.00%		✓	1	2	
[-] CVP cov_gp::underflow_cp	100.00%		✓	1	2	
[-] CROSS cov_gp::wr_ack_cc	100.00%		✓	1	6	
[-] CROSS cov_gp::overflow_cc	100.00%		✓	1	6	
[-] CROSS cov_gp::full_cc	100.00%		✓	1	6	
[-] CROSS cov_gp::empty_cc	100.00%		✓	1	8	
[-] CROSS cov_gp::almostfull_cc	100.00%		✓	1	8	
[-] CROSS cov_gp::almostempty_cc	100.00%		✓	1	8	
[-] CROSS cov_gp::underflow_cc	100.00%		✓	1	6	

Thank you