

○ ○ ○ ○

**MERL**  
**DSU**


**MERL**

Accelerating Engineering Innovation

***RISC-V***  
***Pipeline Core***

# ***TABLE OF CONTENTS***

- Overview
- Implementation of Fetch Cycle




# **Overview of RISC-V Pipeline Architecture**

---





# Pipelining


We design a pipelined processor by subdividing the single-cycle processor into five pipeline stages. Thus, five instructions can execute simultaneously, one in each stage. Because each stage has only one-fifth of the entire logic, the clock frequency is approximately five times faster.



# Pipelining



# Pipeline Datapath



○ ○ ○ ○

**MERL**

Accelerating Engineering Innovation

***MERL  
DSU***

***RISC-V  
Pipeline Core***


# Implementation of Fetch Cycle

---






# Abstract View of Pipelining



# Fetch Cycle Datapath

Modules to be Integrated:

- 1) PC Mux
- 2) Program Counter
- 3) Adder
- 4) Instruction Memory
- 5) Fetch Stage Registers



○ ○ ○ ○

**MERL**  
**DSU**

**MERL**

Accelerating Engineering Innovation

***RISC-V***  
***Pipeline Core***

# Implementation of Decode Cycle


---



# Decode Cycle Datapath

Modules to be Integrated:

- 1) Control Unit
- 2) Register File
- 3) Extender
- 4) Decode Stage Registers



○ ○ ○ ○

**MERL**  
**DSU**

**MERL**

Accelerating Engineering Innovation

***RISC-V***  
***Pipeline Core***

# Implementation of Execute Cycle


---



# Execute Cycle Datapath

Modules to be Integrated:

- 1) AND Gate
- 2) Mux
- 3) Adder
- 4) ALU
- 5) Execute Stage Registers





○ ○ ○ ○

**MERL**  
**DSU**

**MERL**

Accelerating Engineering Innovation


***RISC-V***  
***Pipeline Core***

# Implementation of Memory Cycle

---




# Pipeline Datapath



# Memory Cycle Datapath

Modules to be Integrated:

- 1) Data Memory
- 2) Memory Stage Registers



○ ○ ○ ○

**MERL**

Accelerating Engineering Innovation

***MERL  
DSU***

***RISC-V  
Pipeline Core***

# Implementation of Write Back Cycle


---



# Write Back Cycle Datapath

Modules to be Integrated:

- 1) Mux



○ ○ ○ ○

**MERL**  
**DSU**

**MERL**

Accelerating Engineering Innovation

***RISC-V***  
***Pipeline Core***




# Implementation of Pipeline Top

---



# Pipeline Datapath



○ ○ ○ ○

**MERL**

Accelerating Engineering Innovation

***MERL  
DSU***

***RISC-V  
Pipeline Core***

# Pipeline Hazards

---



# Pipeline Hazard


- ***Structural Hazard***

1. Hardware does not support the execution of instruction in same clock cycle.
2. Without having Two memories RISC-V pipelining architecture will have structural hazard.

- ***Data Hazard***

1. Data to be executed is not available.
2. May occur when pipeline is stalled.
3. Solve by using **forwarding** or **bypassing** technique.


# Data Hazard In Pipelining



# Solution of Data Hazards


- *Solving Data Hazards with nops*
- *Solving Data Hazard with Forwarding / Bypassing*

# Using Nops





# Using Forwarding / Bypassing



# Updated Pipeline Top Architecture

