




MERL DSU

RISC-V Pipeline Core

TABLE OF CONTENTS

- Overview
- Implementation of Fetch Cycle





Overview




Pipelining

We design a pipelined processor by subdividing the single-cycle processor into five pipeline stages. Thus, five instructions can execute simultaneously, one in each stage. Because each stage has only one-fifth of the entire logic, the clock frequency is approximately five times faster.





Pipeline Datapath








MERL DSU

RISC-V Pipeline Core

Implementation of Fetch Cycle



Abstract View of Pipelining



Fetch Cycle Datapath

Modules to be Integrated:

- 1) PC Mux
- 2) Program Counter
- 3) Adder
- 4) Instruction Memory

