

○ ○ ○ ○

MERL
DSU


MERL

Accelerating Engineering Innovation

RISC-V
Pipeline Core

TABLE OF CONTENTS

- Overview
- Implementation of Fetch Cycle




Overview





Pipelining


We design a pipelined processor by subdividing the single-cycle processor into five pipeline stages. Thus, five instructions can execute simultaneously, one in each stage. Because each stage has only one-fifth of the entire logic, the clock frequency is approximately five times faster.



Pipelining



Pipeline Datapath



○ ○ ○ ○

MERL
DSU

MERL


Accelerating Engineering Innovation

RISC-V
Pipeline Core

Implementation of Fetch Cycle




Abstract View of Pipelining



Fetch Cycle Datapath

Modules to be Integrated:

- 1) PC Mux
- 2) Program Counter
- 3) Adder
- 4) Instruction Memory
- 5) Fetch Stage Registers



○ ○ ○ ○

***MERL
DSU***

MERL

Accelerating Engineering Innovation

***RISC-V
Pipeline Core***


Implementation of Decode Cycle



Decode Cycle Datapath

Modules to be Integrated:

- 1) Control Unit
- 2) Register File
- 3) Extender
- 4) Decode Stage Registers



○ ○ ○ ○

MERL
DSU

MERL

Accelerating Engineering Innovation

RISC-V
Pipeline Core

Implementation of Execute Cycle



Modules to be Integrated:

-

X

○ ○ ○ ○

MERL

Accelerating Engineering Innovation


***MERL
DSU***

***RISC-V
Pipeline Core***

Implementation of Memory Cycle




Pipeline Datapath



Memory Cycle Datapath

Modules to be Integrated:

- 1) Data Memory
- 2) Memory Stage Registers



○ ○ ○ ○

MERL
DSU

MERL

Accelerating Engineering Innovation

RISC-V
Pipeline Core

Implementation of Write Back Cycle



Write Back Cycle Datapath

Modules to be Integrated:

- 1) Mux

