


Lab 7: OTA DESIGN


Part 1: g_m / I_D design charts:

For NMOS, design charts:













For PMOS, design charts:









We used NMOS input stage, as we can see that the range of the VINCM is close to VDD and away from ground.

Detailed design procedure and hand analysis:

Input pair:

$$A_o = \frac{g_{m0,1} r_o}{2} = 34 \text{ dB}, : g_{m0,1} r_o = 100.2$$

Sweeping the DC gain over g_m over I_D then we got the value of L, L=460nm


GBW =
$$\frac{g_{m0,1}}{2\pi C_L}$$
 = 10 MHz $: g_{m0,1} = 100\pi \ \mu S$
Assume $g_m/I_D = 5\pi = 15.7 \ V^{-1}$


Then
$$I_D/W=1~\mu A/\mu m~$$
 Then $W=16.6~\mu m$


But after design we found that W = 20 μm is the most suitable value for the input pair

We got the value of:

$$V_{GS} = 827 \text{ mV}$$
 $V_{DSAT} = 105 \text{mV}$







Cascoded PMOS devices:

Assume $g_m/I_D=15$ V⁻¹, $g_m=300$ μS , and we have the value of r_o from the previous design, then $g_{m2.3}$ $r_o=95.68$

Now we got the value of L, L = 380 nm.

Using the spec: $V_{IN,MAX} \ge 1.5$:


$$V_{IN,MAX} = V_{DD} - V_{SG} + V_{GS} - V_{DSAT} \ge 1.5$$


$$1.8 - 1.5 + 0.827 - 0.103 \ge V_{SG}$$


Then $1.023 \ge V_{SG}$

we got the right value of g_m / I_D , $g_m / I_D = 8$.

Then I_D / $W = 2.679 \,\mu\text{A}/\mu\text{m}$ Then $W = 8 \,\mu\text{m}$







Current mirror sizing:

CMRR =
$$\frac{g_{m0,1} r_o}{2} 2g_{m2,3} r_{o5}$$
, :: r_{o5} = 312562 ohm

Assume $g_m/I_D=15~V^{\text{-1}}$, $g_{m5}=600~\mu S$

$$\therefore g_{m5} r_{o5} = 187$$

$$L = 640 \text{ nm}$$

Using the spec: $V_{IN,MAX} \leq 1$:

$$V_{\text{IN,MIN}} = V_{\text{GS}} + V_{\text{DSAT,5}} \leq 1$$

Then $0.173 \ge V_{DSAT}$


we got the right value of g_m / I_D , g_m / I_D = 13.


Then $I_D\,/\,W=0.442~\mu A/\mu m~$ Then $W=90~\mu m$


Now we can deduce the size of the reference

device M4:

$$L = 640 \text{ nm}$$
 $W = 90 / 4 = 23 \mu \text{m}$








| | M0 | M1 | M2 | М3 | M4 | M5 |
|---------------------------|--------------------|--------------------|-------------------|-------------------|--------------------|--------------------|
| W | 20 um | 20 um | 8 um | 8 um | 23 um | 90 um |
| L | 460 nm | 460 nm | 380 nm | 380 nm | 640 nm | 640 nm |
| \mathbf{g}_{m} | 100π μS | 100π μS | 300 μS | 300 μS | 520 μS | 520 μS |
| I_D | 20 μΑ | 20 μΑ | 20 μΑ | 20 μΑ | 10 μΑ | 40 μΑ |
| g_{m}/I_{D} | 5π V ⁻¹ | 5π V ⁻¹ | 8 V ⁻¹ | 8 V ⁻¹ | 13 V ⁻¹ | 13 V ⁻¹ |
| V_{DSAT} | 103 mV | 103 mV | 219 mV | 219 mV | 123 mV | 123 mV |
| V _{ov} | 29 mV | 29 mV | 296 mV | 296 mV | 97 mV | 97 mV |
| V* | 127 mV | 127 mV | 250mV | 250mV | 153 mV | 153 mV |

Part 3: OTA OPEN LOOP SIMULATION:




```
1,567980e+05
peak = 6,399306e+01
f2 = 1,567980e+05
9bw = 1.003398e+07
 BSIM4v5: Berkeley Short Channel IGFET Model-4
     device
model
                                                     m.x1.xm5.m0
                          m.x1.xm4.m0
                                                                                m_{*} \times 1_{*} \times m_{*} = 0
                          nmos_3p3.13
                                                     nmos_3p3.13
                                                                                 pmos_3p3.8
                                                     0.000725042
                          0.000183113
                                                                                0.000156271
                          6.74608e-05
                                                     0.000267011
                                                                                6.34088e-05
                                                                                1.71904e-06
                              0,694392
                                                         0.402934
                             0.0810139
                                                         0.080989
                                                                                      220791
       vdsat
                              0.694393
                                                         0.694393
                                                          0,70302
                                                                                   0,774523
         vth
                                                     3.94006e-05
                                                                                1,97003e-05
 BSIM4v5: Berkeley Short Channel IGFET Model-4
                                                     m.x1.xm1.m0
      device
                          m_{*} \times 1_{*} \times m_{*} = 0
                                                                                m_{*} \times 1_{*} \times m0_{*} m0
                          pmos_3p3.8
0.000156271
                                                     nmos_3p3,12
0,000321908
                                                                                nmos_3p3.12
0.000321908
       model
                          6.34088e-05
                                                     8,93451e-05
                                                                                8,93451e-05
         gds
                          1.71904e-06
                                                                                    0,411962
         vds
        /dsat
                          1.97003e-05
                                                     1.97003e-05
                                                                                1.97003e-05
binary raw file "OTA_TB.raw"
ngspice 1 ->
```

from these results, we can see that I_D and g_m of the input pairs are exactly equal, and the reason for that is that is if we assumed the current is high in a branch, then it is should be low in the other branch, but this assumption always wrong, so they are equal.

```
- the DC voltage at V_{out} = V_{DS,0} + V_{DS,5} = 0.813 \text{ V}
```

Diff small signal:

Diff gain VS freq:



```
f2 = 1.607189e+05
peak = 6.225101e+01
f2 = 1.607189e+05
gbw = 1.000491e+07
```

Hand analysis calculation:

$$A_{vd} = g_{m0,1} (r_{o3}//r_{o1}) = 321 \times 10^{-6} \times (304878 // 584795) = 64.32 = 36 dB$$


$$BW \approx \frac{1}{2\pi C_L(r_{o3}//r_{o1})} \approx \frac{1}{2\pi \times 5 \times 10^{-12} \times (304878 // 584795)} \approx 158.83 \text{ kHz}$$

$$\text{GBW} = A_{vd} \times \text{BW} = \ \frac{g_{m0,1}}{2\pi C_L} = \ \frac{1}{2\pi \times 5 \times 10^{-12}} \ = 10.21 \ \text{MHz}$$

| | Analytical soltution | Simulation |
|------------|----------------------|------------------|
| DC gain | 64.32 36 dB | 62.25 35.88 dB |
| Band width | 158.83 kHz | 160.7 kHz |
| GBW | 10.21 MHz | 10.04 MHz |

CM small signal:

CM gain VS freq:



Hand analysis calculation:

$$A_{vcm} \approx \frac{-1}{2g_{m2,3}r_{o5}} \approx \frac{-1}{2\times~156\times~10^{-6}\times~241837} = -~12.8\times~10^{-3}~= -~37.8~dB$$


$$BW = \frac{1}{2\pi C_L(r_{o3}//r_{o1})} \approx \frac{1}{2\pi \times 5 \times 10^{-12} \times (304878 // 584795)} \approx 158.83 \text{ kHz}$$

GBW =
$$|A_{vcm}| \times BW = 12.8 \times 10^{-3} \times 158.83 = 2025 \text{ Hz}$$

| | Analytical soltution | Simulation |
|------------|----------------------|---------------------|
| DC gain | 0.0128 -37.8 dB | 0.00919 -40.73 dB |
| Band width | 158.83 kHz | 160.9 kHz |
| GBW | 2.02 kHz | 1.47 kHz |

CMRR simulation:

CMRR vs frequency:




$$CMRR = \frac{A_{vd}}{A_{vcm}} = g_{m0,1} (r_{o3}//r_{o1}). 2g_{m2,3} r_{o5} = 5016 = 74 dB$$

| | Analytical soltution | Simulation |
|------|----------------------|----------------|
| CMRR | 5016 74 dB | 6760 76.6 dB |


DIff large signal analysis:

V_{OD} vs V_{ID}:




At $V_{ID} = 0$, $V_{OD} = 0.813 \text{ V}$

Derivative of V_{OD} VS V_{ID} :




CM large signal:

GBW vs VINCM:



```
No. of Data Rows: 111
diffgain = 3.815597e-01 at= 1.000000e+00
f3db = 6.080836e+06
Warning from checkvalid: vector vicm is not available or has zero length.
Error: RHS "vact + vicm" invalid
binary raw file "OTA.raw"
vicmmax = 1.620000e+00
vicmmin = 8.100000e-01
ngspice 1 -> ■
```


Part 4: closed_loop OTA simulation:




From these results, it is clear that I_D and g_m for input pairs are not equal, and the reason for that is node of output no longer follow the drain node of the other input pair, then the current will be different because of CLM that make the current has some dependence on V_{DS} , then gm will be different, too. That case is opposite to OTA open loop case, as output node was following the drain node of the i/p pair.

 $\begin{array}{ll} \text{Mismatch in } g_m = \frac{327 - 321}{321} * 100 \ = 1.869\% & \text{Mismatch in } I_D = \frac{1.97 - 2.0062}{1.97} * 100 \ = 1.83\% \\ \text{Where } g_m = 321 \text{ uS is the nominal value, and } I_D = 1.97 \text{ uA is the nominal value.} \end{array}$


Loop gain (PM and GM):




Loop gain vs frequency:




Phase vs frequency:



Phase and mag (overlaid) vs frequency:



Results and OP Point:



| | Closed loop | Open loop |
|---------|-----------------|----------------|
| DC gain | 62.7 35.95 dB | 64.6 36.1 dB |
| GBW | 9.81 MHz | 10.04 MHz |

| | ley Short Channel IGFET | HOUE1-4 | |
|-------------|-------------------------|--------------|--------------|
| device | m.×1.×m4.m0 | m.x1.xm5.m0 | m.x1.xm3.m0 |
| model | nmos_3p3,13 | nmos_3p3.13 | pmos_3p3.8 |
| cgb | -1.25553e-14 | -5.0755e-14 | -1.8308e-15 |
| cďb | -2.3104e-15 | -9.37501e-15 | -1.17457e-15 |
| cgs | -1.37792e-14 | -5.57728e-14 | -6.84286e-15 |
| M4v5: Berke | ley Short Channel IGFET | Model-4 | |
| device | m.×1.×m2.m0 | | m.x1.xm0.m0 |
| | pmos_3p3.8 | | nmos_3p3.12 |
| cab | -1.84328e-15 | -5.56407e-15 | -5.47286e-15 |
| cdb | -1.16234e-15 | -1.21952e-15 | -1.26571e-15 |
| | | -1.01801e-14 | -1.05454e-14 |

Hand analysis calculations:

As we connected the gate of M1 with the output node, then parasetic capacitance will increase, which means that BW will decrease, then GBW will decrease.

$$A_{v-loop \, gain} = \beta A_{vd} = 321 \times 10^{-6} \times (418410 // 386100) = 63.45 = 36 \, dB$$

The equivalent output capacitance, $C_{out} = C_L + 2C_{gs,1} + C_{db,1} + C_{db,3} + C_{gb,1}$ We can see that there are additional parasetic caps.

$$BW \approx \ \frac{1}{2\pi C_{out}(r_{o3}//r_{o1})} \approx \ \frac{1}{2\pi \times 5.0315 \times 10^{-12} \times (304878\,//\,584795)} \ \approx \ 157.5 \ kHz$$

$$\text{GBW} = A_{vd} \times \text{BW} = \ \frac{g_{m0,1}}{2\pi C_{out}} = \ \frac{1}{2\pi \times 5.0315 \times 10^{-12}} \ = 9.995 \ \text{MHz}$$

| | Hand analysis | simulation |
|---------|---------------|----------------|
| DC gain | 63.45 36 dB | 62.7 35.95 dB |
| GBW | 9.995 MHz | 9.84 MHz |