1) Module code

```
`timescale 1ns / 1ps
module down_counter_8bit(
// Inputs
input wire [7:0] in_data,
input wire
                       clk,
                       latch,
input wire
input wire
                       dec,
input wire
                       div,
// Outputs
output reg [7:0]
                       count,
output wire
                       zero
);
always @(posedge clk)
begin
   if(latch)
       count <= in data;</pre>
   else if(dec)
       count <= (count==8'd0) ? 8'd0 : count-1;</pre>
   else if(div)
       count <= count >> 1;
end
assign zero = (count == 0);
endmodule
```

2) Testbench code

```
`timescale 1ns / 1ps
module down_counter_8bit_tb;
       [7:0] in_data;
reg
                clk, latch, dec, div;
reg
wire [7:0] count;
wire
                zero;
down_counter_8bit UUT(
    .in_data(in_data),
    .clk(clk),
    .latch(latch),
    .dec(dec),
    .div(div),
    .count(count),
    .zero(zero)
);
initial begin
    clk = 1'b0;
    forever #1 clk = ~clk;
end
initial begin
    in_data = 8'd16; latch = 1'b1; dec = 1'b0; div = 1'b0;
   #2 in_data = 8'd0; latch = 1'b0;
   #4.5 div = 1'b1;
   #4 div = 1'b0;
   #4 $finish;
end
endmodule
```

3) **Timing diagram**

