

SPI SLAVE WITH SINGLE PORT RAM

Prepared By :
Mohamed Karam



Contents

Overview.....	4
RTL code	5
SPI_top_module.v.....	5
SPI_slave.v.....	6
RAM.v	10
Testbench code	11
Do file	14
QuestaSim snippets	15
Full Wave.....	15
Write Address 0xff.....	16
Write Data 0x7d	16
Read Address 0xff	17
Read Data.....	17
Constraint file	18
Linting.....	19
Elaboration “gray encoding”	20
Messages.....	20
Schematic.....	20
Synthesis “gray encoding”	22
Messages.....	22
Utilization report	22
timing report	23
Schematic.....	23
Critical path	25
Synthesis report	25
Implementation “gray encoding”	26
Messages.....	26
Utilization report	26
timing report	27
Device	27

Elaboration “sequential encoding”	28
Messages.....	28
Schematic.....	28
Synthesis “sequential encoding”	29
Messages.....	29
Utilization report	29
timing report	29
Schematic.....	30
Critical path	31
Synthesis report	32
Implementation “sequential encoding”	32
Messages.....	32
Utilization report	33
timing report	33
Device	34
Elaboration “one hot encoding”	35
Messages.....	35
Schematic.....	35
Synthesis “one hot encoding”	36
Messages.....	36
Utilization report	36
timing report	37
Schematic.....	37
Critical path	39
Synthesis report	40
Implementation “one hot encoding”	40
Messages.....	40
Utilization report	41
timing report	41
Device	42
FSM Encoding Comparison Based on Timing Performance	42

OVERVIEW

This project creates a SPI Slave interface that acts as a communication bridge between a master device and RAM memory. The SPI Slave receives serial commands from the master through the MOSI and slave select to know when communication starts. The MISO is used to send data back to the master during read operations. The system converts the serial MOSI data to parallel format and translates commands for the RAM using 2-bit command codes to distinguish between write operations (sending address then data to store) and read operations (sending address then receiving stored data back). A state machine manages the communication flow, enabling external devices to access memory through the SPI protocol.



RTL CODE

SPI_top_module.v

```
 1 module SPI_top_module(clk, rst_n, SS_n, MOSI, MISO);
 2
 3     parameter MEM_DEPTH = 256;
 4     parameter ADDR_SIZE = 8;
 5     input clk, rst_n, SS_n, MOSI;
 6     output MISO;
 7     wire [9:0] rx_data;
 8     wire [7:0] tx_data;
 9     wire rx_valid, tx_valid;
10
11     // SPI slave module
12     SPI_slave SPI_slave_inst (
13         .clk(clk),
14         .rst_n(rst_n),
15         .SS_n(SS_n),
16         .MOSI(MOSI),
17         .tx_data(tx_data),
18         .tx_valid(tx_valid),
19         .MISO(MISO),
20         .rx_data(rx_data),
21         .rx_valid(rx_valid)
22     );
23
24     // Single Port RAM module
25     RAM #(
26         .MEM_DEPTH(MEM_DEPTH),
27         .ADDR_SIZE(ADDR_SIZE)
28     ) RAM_inst (
29         .clk(clk),
30         .rst_n(rst_n),
31         .din(rx_data),
32         .rx_valid(rx_valid),
33         .dout(tx_data),
34         .tx_valid(tx_valid)
35     );
36
37 endmodule
```

SPI_slave.v



```
1  module SPI_slave(
2      clk, rst_n, SS_n, MOSI, tx_valid, tx_data,
3      MISO, rx_valid, rx_data
4  );
5
6  // States
7  parameter IDLE      = 3'b000;
8  parameter CHK_CMD   = 3'b001;
9  parameter WRITE     = 3'b011;
10 parameter READ_ADD = 3'b010;
11 parameter READ_DATA = 3'b110;
12
13 input clk;
14 input rst_n;
15 input SS_n;
16 input MOSI;
17 input tx_valid;
18 input [7:0] tx_data;
19
20 output reg MISO;
21 output reg rx_valid;
22 output reg [9:0] rx_data;
23
24 reg [9:0] shift_reg; // For serial-to-parallel conversion
25 reg [7:0] tx_data_reg; // Holds data for transmission
26 reg read_addr_received; // To track if read address received
27 reg [4:0] counter; // Counts bits for receive/transmission
28
29 (* fsm_encoding = "gray" *)
30 reg [2:0] cs, ns; // Current and next state
31
32 // State memory
33 always @(posedge clk) begin
34     if (~rst_n)
35         cs <= IDLE;
36     else
37         cs <= ns;
38 end
```



```
1 // Next state logic
2 always @(*) begin
3     case (cs)
4         IDLE : begin
5             if (SS_n)
6                 ns = IDLE;
7             else
8                 ns = CHK_CMD;
9         end
10        CHK_CMD: begin
11            if (SS_n)
12                ns = IDLE;
13            else begin
14                if (MOSI) begin
15                    if (read_addr_received)
16                        ns = READ_DATA;
17                    else
18                        ns = READ_ADD;
19                end
20                else
21                    ns = WRITE;
22            end
23        end
24        WRITE : begin
25            if (SS_n)
26                ns = IDLE;
27            else
28                ns = WRITE;
29        end
30        READ_ADD : begin
31            if (SS_n)
32                ns = IDLE;
33            else
34                ns = READ_ADD;
35        end
36        READ_DATA : begin
37            if (SS_n)
38                ns = IDLE;
39            else
40                ns = READ_DATA;
41        end
42    default : ns = IDLE;
43 endcase
44 end
```



```
1 // Output logic
2 always @(posedge clk) begin
3     if (~rst_n) begin
4         rx_data <= 0;
5         rx_valid <= 0;
6         counter <= 0;
7         MISO <= 0;
8         read_addr_received <= 0;
9         tx_data_reg <= 0;
10        shift_reg <= 0;
11    end
12
13    else if ((cs == IDLE) || (cs == CHK_CMD)) begin
14        rx_valid <= 0;
15        shift_reg <= 0;
16        counter <= 0;
17        MISO <= 0;
18        tx_data_reg <= 0;
19    end
20
21    else if ((cs == WRITE) || (cs == READ_ADD)) begin
22        // 10 counts to receive 10 MOSI bits, 1 count to store shift_reg in rx_data
23        if (counter < 11) begin
24            counter <= counter + 1;
25            if (counter < 10) begin
26                shift_reg <= {shift_reg[8:0], MOSI}; // Shift in MOSI data
27            end
28            else begin
29                rx_valid <= 1;
30                rx_data <= shift_reg;
31                if (cs == READ_ADD)
32                    read_addr_received <= 1;
33            end
34        end
35        else begin
36            rx_valid <= 0;
37        end
38    end
```



```
1      else if (cs == READ_DATA) begin
2          if (tx_valid)
3              tx_data_reg <= tx_data; // Load data for transmission
4          else begin
5              if (counter < 11) begin
6                  counter <= counter + 1;
7                  if (counter < 10) begin
8                      shift_reg <= {shift_reg[8:0], MOSI}; // Shift in MOSI data
9                  end
10                 else begin
11                     rx_valid <= 1;
12                     rx_data <= shift_reg;
13                 end
14             end
15             else begin
16                 // counter >= 11
17                 counter <= counter + 1;
18                 {MISO,tx_data_reg} <= {tx_data_reg,1'b0}; // Shift out data on MISO
19                 rx_valid <= 0;
20
21             end
22         end
23     end
24
25     else begin
26         rx_valid <= 0;
27     end
28 end
29
30 endmodule
```

RAM.v



```
1 // Single Port Synchronous RAM
2 module RAM (clk, rst_n, rx_valid, din, tx_valid, dout);
3
4     parameter MEM_DEPTH = 256;
5     parameter ADDR_SIZE = 8;
6
7     input clk, rst_n, rx_valid;
8     input [9:0] din;
9
10    output reg tx_valid;
11    output reg [7:0] dout;
12
13    reg [ADDR_SIZE-1:0] write_addr, read_addr;
14    reg [7:0] mem [MEM_DEPTH-1:0];
15
16    always @(posedge clk) begin
17
18        if (~rst_n) begin
19            dout <= 0;
20            tx_valid <= 0;
21            write_addr <= 0;
22            read_addr <= 0;
23        end
24
25        else begin
26            tx_valid <= 0; // Default value
27
28            if (rx_valid) begin
29                case (din[9:8]) // Check Command bits
30                    2'b00 : write_addr <= din[7:0];
31                    2'b01 : mem[write_addr] <= din[7:0];
32                    2'b10 : read_addr <= din[7:0];
33                    2'b11 : begin
34                        dout <= mem[read_addr];
35                        tx_valid <= 1;
36                    end
37                endcase
38            end
39
40        end
41    end
42 endmodule
```

TESTBENCH CODE



```
1  module SPI_master_tb();
2
3      reg clk, rst_n;
4      reg MOSI;
5      reg SS_n;
6      wire MISO;
7
8      integer i;
9      reg [9:0] temp_data;
10
11     SPI_top_module DUT(clk, rst_n, SS_n, MOSI, MISO);
12
13     // Clock generation
14     initial begin
15         clk = 0;
16         forever #1 clk = ~clk;
17     end
18
19     // Test
20     initial begin
21
22         // Initialize memory
23         $readmemh("mem.dat", DUT.RAM_inst.mem);
24
25         // Reset and Initialize signals
26         rst_n = 0;
27         SS_n = 1;
28         MOSI = 0;
29         temp_data = 0;
30         @(negedge clk);
31         rst_n = 1;
32
33         // =====
34         // Test 1: address 0xff , data 0x7d
35         // =====
36         // Write address 0xff (10'b00_1111_1111)
37         SS_n = 0; @(negedge clk);
38         MOSI = 0; @(negedge clk); // Write command
39         temp_data = 10'b00_1111_1111;
40         for (i = 9; i >= 0; i = i - 1) begin
41             MOSI = temp_data[i];
42             @(negedge clk);
43         end
44         @(negedge clk);
45         SS_n = 1; @(negedge clk);
```



```
1 // Write data 0x7d (10'b01_0111_1101)
2 SS_n = 0; @(negedge clk);
3 MOSI = 0; @(negedge clk); // Write command
4 temp_data = 10'b01_0111_1101;
5 for (i = 9; i >= 0; i = i - 1) begin
6     MOSI = temp_data[i];
7     @(negedge clk);
8 end
9 @(negedge clk);
10 SS_n = 1; @(negedge clk);
11
12 // Read address 0xff (10'b10_1111_1111)
13 SS_n = 0; @(negedge clk);
14 MOSI = 1; @(negedge clk); // Read command
15 temp_data = 10'b10_1111_1111;
16 for (i = 9; i >= 0; i = i - 1) begin
17     MOSI = temp_data[i];
18     @(negedge clk);
19 end
20 @(negedge clk);
21 SS_n = 1; @(negedge clk);
22
23 // Read data (expecting 0111_1101 on MISO)
24 SS_n = 0; @(negedge clk);
25 MOSI = 1; @(negedge clk); // Read command
26 MOSI = 1; @(negedge clk);
27 MOSI = 1; @(negedge clk);
28 // Send dummy bits
29 for (i = 0; i < 8; i = i + 1) begin
30     MOSI = 0; @(negedge clk);
31 end
32 // Extra clocks to observe MISO
33 repeat(10) @(negedge clk);
34 SS_n = 1; @(negedge clk);
```



```
1      // =====
2      // Test 2: address 0xfe , data 0xaa
3      // =====
4
5      // Write address 0xfe (10'b00_1111_1110)
6      SS_n = 0; @(negedge clk);
7      MOSI = 0; @(negedge clk); // Write command
8      temp_data = 10'b00_1111_1110;
9      for (i = 9; i >= 0; i = i - 1) begin
10         MOSI = temp_data[i];
11         @(negedge clk);
12     end
13     @(negedge clk);
14     SS_n = 1; @(negedge clk);
15
16     // Write data 0xaa (10'b01_1010_1010)
17     SS_n = 0; @(negedge clk);
18     MOSI = 0; @(negedge clk); // Write command
19     temp_data = 10'b01_1010_1010;
20     for (i = 9; i >= 0; i = i - 1) begin
21         MOSI = temp_data[i];
22         @(negedge clk);
23     end
24     @(negedge clk);
25     SS_n = 1; @(negedge clk);
26
27     // Read address 0xfe (10'b10_1111_1110)
28     SS_n = 0; @(negedge clk);
29     MOSI = 1; @(negedge clk); // Read command
30     temp_data = 10'b10_1111_1110;
31     for (i = 9; i >= 0; i = i - 1) begin
32         MOSI = temp_data[i];
33         @(negedge clk);
34     end
35     @(negedge clk);
36     SS_n = 1; @(negedge clk);
37
38     // Read data (expecting 1010_1010 on MISO)
39     SS_n = 0; @(negedge clk);
40     MOSI = 1; @(negedge clk); // Read command
41     MOSI = 1; @(negedge clk);
42     MOSI = 1; @(negedge clk);
43     // Send dummy bits
44     for (i = 0; i < 8; i = i + 1) begin
45         MOSI = 0; @(negedge clk);
46     end
47     // Extra clocks to observe MISO
48     repeat(10) @(negedge clk);
49     SS_n = 1; @(negedge clk);
50
51     $stop;
52   end
53 endmodule
```


DO FILE



```
1 vlib work
2 vlog RAM.v SPI_slave.v SPI_top_module.v SPI_master_tb.v
3 vsim -voptargs=+acc work.SPI_master_tb
4 add wave -position insertpoint \
5 sim:/SPI_master_tb/clk \
6 sim:/SPI_master_tb/rst_n \
7 sim:/SPI_master_tb/ss_n \
8 sim:/SPI_master_tb/MOSI \
9 sim:/SPI_master_tb/MISO \
10 sim:/SPI_master_tb/DUT/SPI_slave_inst/tx_data \
11 sim:/SPI_master_tb/DUT/SPI_slave_inst/rx_data \
12 sim:/SPI_master_tb/DUT/SPI_slave_inst/tx_valid \
13 sim:/SPI_master_tb/DUT/SPI_slave_inst/rx_valid \
14 sim:/SPI_master_tb/DUT/SPI_slave_inst/cs \
15 sim:/SPI_master_tb/DUT/SPI_slave_inst/ns \
16 sim:/SPI_master_tb/DUT/RAM_inst/mem
17 run -all
18 #quit -sim
```


QUESTASIM SNIPPETS

Full Wave




- In the first test case, the testbench writes the value 0x7D to memory address 0xFF by first sending a write address command (00_1111_1111), followed by a write data command (01_0111_1101). It then verifies the write operation by performing a read sequence - first sending a read address command (10_1111_1111), then executing a read data operation where the slave returns the stored value 0x7D via the MISO line. The second test case follows the identical pattern but uses address 0xFE and data value 0xAA.


Write Address 0xff




Write Data 0x7d



Read Address 0xff



Read Data





The value 0111_1101 appears on MISO as expected.

CONSTRAINT FILE



```
1 ## Clock signal
2 set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports clk]
3 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
4
5 ## Switches
6 set_property -dict { PACKAGE_PIN V17    IOSTANDARD LVCMOS33 } [get_ports {rst_n}]
7 set_property -dict { PACKAGE_PIN V16    IOSTANDARD LVCMOS33 } [get_ports {SS_n}]
8 set_property -dict { PACKAGE_PIN W16    IOSTANDARD LVCMOS33 } [get_ports {MOSI}]
9
10 ## LEDs
11 set_property -dict { PACKAGE_PIN U16   IOSTANDARD LVCMOS33 } [get_ports {MISO}]
12
13 ## Configuration options, can be used for all designs
14 set_property CONFIG_VOLTAGE 3.3 [current_design]
15 set_property CFGBVS VCCO [current_design]
16
17 ## SPI configuration mode options for QSPI boot, can be used for all designs
18 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
19 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
20 set_property CONFIG_MODE SPIx4 [current_design]
```

LINTING






ELABORATION “GRAY ENCODING”

Messages

- ▼ Elaborated Design (11 infos)
 - ▼ General Messages (11 infos)
 - > ⓘ [Synth 8-6157] synthesizing module 'SPI_top_module' [[SPI_top_module.v:1](#)] (2 more like this)
 - < ⓘ [Synth 8-5534] Detected attribute (* fsm_encoding = "gray" *) [[SPI_slave.v:29](#)]
 - > ⓘ [Synth 8-6155] done synthesizing module 'SPI_slave' (1#1) [[SPI_slave.v:1](#)] (2 more like this)
 - < ⓘ [Device 21-403] Loading part xc7a35ticpg236-1L
 - < ⓘ [Project 1-570] Preparing netlist for logic optimization
 - < ⓘ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - < ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Schematic





SYNTHESIS “GRAY ENCODING”

Messages

- ▼ Synthesized Design (9 infos)
 - ▼ General Messages (9 infos)
 - ⓘ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - ⓘ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ⓘ [Project 1-479] Netlist was created with Vivado 2018.2
 - ⓘ [Project 1-570] Preparing netlist for logic optimization
 - ⓘ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
 - ⓘ [Timing 38-35] Done setting XDC timing constraints.
 - ⓘ [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
 - ⓘ [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	
SPI_top_module	N	26	56	0.5	5	1	
RAM_inst (RAM)	I	5	17	0.5	0	0	
SPI_slave_inst (SPI_si...)	I	21	39	0	0	0	


timing report



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.445 ns	Worst Hold Slack (WHS): 0.134 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 156	Total Number of Endpoints: 156	Total Number of Endpoints: 59


All user specified timing constraints are met.

Schematic





Critical path



Synthesis report

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	111	001
READ_DATA	001	110
READ_ADD	011	010
WRITE	010	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'gray' in module 'SPI_slave'

Finished RIL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 765.062 ; gain = 507.637

IMPLEMENTATION “GRAY ENCODING”

Messages

- ▼ Implemented Design (9 infos)
 - ▼ General Messages (9 infos)
 - [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - [Project 1-479] Netlist was created with Vivado 2018.2
 - [Project 1-570] Preparing netlist for logic optimization
 - [Timing 38-478] Restoring timing data from binary archive.
 - [Timing 38-479] Binary timing data restore complete.
 - [Project 1-856] Restoring constraints from binary archive.
 - [Project 1-853] Binary constraint restore complete.
 - [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▼ N SPI_top_module		27	56	12	27	13	0.5	5	1
RAM_inst (RAM)		6	17	5	6	0	0.5	0	0
SPI_slave_inst (SPI_sl...		21	39	10	21	9	0	0	0


timing report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.382 ns	Worst Hold Slack (WHS): 0.044 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 157	Total Number of Endpoints: 157	Total Number of Endpoints: 59

All user specified timing constraints are met.

Device




ELABORATION “SEQUENTIAL ENCODING”

Messages

- ✓ Elaborated Design (10 infos)
 - ✓ General Messages (10 infos)
 - > ⓘ [Synth 8-6157] synthesizing module 'SPI_top_module' [[SPI_top_module.v:1](#)] (2 more like this)
 - ⓘ [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [[SPI_slave.v:30](#)]
 - > ⓘ [Synth 8-6155] done synthesizing module 'SPI_slave' (1#1) [[SPI_slave.v:1](#)] (2 more like this)
 - ⓘ [Project 1-570] Preparing netlist for logic optimization
 - ⓘ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Schematic



SYNTHESIS “SEQUENTIAL ENCODING”

Messages

- ▼ Synthesized Design (6 infos)
 - ▼ General Messages (6 infos)
 - ⓘ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - ⓘ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ⓘ [Project 1-479] Netlist was created with Vivado 2018.2
 - ⓘ [Project 1-570] Preparing netlist for logic optimization
 - ⓘ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	
▀ N SPI_top_module		26	56	0.5	5	1	
▀ RAM_inst (RAM)		5	17	0.5	0	0	
▀ SPI_slave_inst (SPI_si...		21	39	0	0	0	


timing report


Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.445 ns	Worst Hold Slack (WHS): 0.134 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 156	Total Number of Endpoints: 156	Total Number of Endpoints: 59


All user specified timing constraints are met.

Schematic





Critical path



Synthesis report

State	New Encoding	Previous Encoding
IDLE	000	000
CHK_CMD	100	001
READ_DATA	001	110
READ_ADD	010	010
WRITE	011	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'SPI_slave'

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 764.781 ; gain = 507.711

IMPLEMENTATION “SEQUENTIAL ENCODING”

Messages

- ▼ Implemented Design (9 infos)
 - ▼ General Messages (9 infos)
 - ➊ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - ➋ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ➋ [Project 1-479] Netlist was created with Vivado 2018.2
 - ➋ [Project 1-570] Preparing netlist for logic optimization
 - ➋ [Timing 38-478] Restoring timing data from binary archive.
 - ➋ [Timing 38-479] Binary timing data restore complete.
 - ➋ [Project 1-856] Restoring constraints from binary archive.
 - ➋ [Project 1-853] Binary constraint restore complete.
 - ➋ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
✓ N SPI_top_module		27	56	14	27	11	0.5	5	1
✗ RAM_inst (RAM)		6	17	5	6	0	0.5	0	0
✗ SPI_slave_inst(SPI_si...		21	39	12	21	7	0	0	0


timing report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.139 ns	Worst Hold Slack (WHS): 0.044 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 157	Total Number of Endpoints: 157	Total Number of Endpoints: 59

All user specified timing constraints are met.

Device




ELABORATION “ONE HOT ENCODING”

Messages

- ✓ Elaborated Design (10 infos)
 - ✓ General Messages (10 infos)
 - > *[Synth 8-6157] synthesizing module 'SPI_top_module' [SPI_top_module.v:1]* (2 more like this)
 - [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [SPI_slave.v:30]*
 - > *[Synth 8-6155] done synthesizing module 'SPI_slave' (1#1) [SPI_slave.v:1]* (2 more like this)
 - [Project 1-570] Preparing netlist for logic optimization*
 - [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).*
 - [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.*

Schematic



SYNTHESIS “ONE HOT ENCODING”

Messages

- ✓ Synthesized Design (9 infos)
 - ✓ General Messages (9 infos)
 - ⓘ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - ⓘ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ⓘ [Project 1-479] Netlist was created with Vivado 2018.2
 - ⓘ [Project 1-570] Preparing netlist for logic optimization
 - ⓘ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.
 - ⓘ [Timing 38-35] Done setting XDC timing constraints.
 - ⓘ [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
 - ⓘ [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)	
✓ N SPI_top_module		29	58	0.5	5	1	
RAM_inst (RAM)		5	17	0.5	0	0	
SPI_slave_inst (SPI_si...)		24	41	0	0	0	


timing report



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.343 ns	Worst Hold Slack (WHS): 0.134 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 158	Total Number of Endpoints: 158	Total Number of Endpoints: 61



All user specified timing constraints are met.

Schematic





Critical path



Synthesis report

State	New Encoding	Previous Encoding
IDLE	00001	000
CHK_CMD	10000	001
READ_DATA	00010	110
READ_ADD	00100	010
WRITE	01000	011

INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'SPI_slave'

Finished RIL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 765.035 ; gain = 507.969

IMPLEMENTATION “ONE HOT ENCODING”

Messages

- ✓ Implemented Design (9 infos)
 - ✓ General Messages (9 infos)
 - ⓘ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - ⓘ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ⓘ [Project 1-479] Netlist was created with Vivado 2018.2
 - ⓘ [Project 1-570] Preparing netlist for logic optimization
 - ⓘ [Timing 38-478] Restoring timing data from binary archive.
 - ⓘ [Timing 38-479] Binary timing data restore complete.
 - ⓘ [Project 1-856] Restoring constraints from binary archive.
 - ⓘ [Project 1-853] Binary constraint restore complete.
 - ⓘ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Utilization report

Name	1	Slice LUTs (20800)	Slice Registers (41600)	Slice (815 0)	LUT as Logic (20800)	LUT Flip Flop Pairs (20800)	Block RAM Tile (50)	Bonded IOB (106)	BUFGCTRL (32)
▀ N SPI_top_module		30	58	17	30	15	0.5	5	1
▀ RAM_inst (RAM)		6	17	6	6	0	0.5	0	0
▀ SPI_slave_inst (SPI_sl...		24	41	15	24	10	0	0	0


timing report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.867 ns	Worst Hold Slack (WHS): 0.044 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 159	Total Number of Endpoints: 159	Total Number of Endpoints: 61

All user specified timing constraints are met.

Device



FSM Encoding Comparison Based on Timing Performance

Encoding Style	Setup Time Slack (WNS)	Hold Time Slack (WHS)
Gray	6.382 ns	0.044 ns
One-Hot	5.867 ns	0.044 ns
Sequential	6.139 ns	0.044 ns

- Gray Encoding provides the highest **Worst Negative Slack (WNS)** of 6.382 ns, which implies it can run at the **highest clock frequency** compared to the others.