
Spartan6 - DSP48A1




Prepared by: Mohamed Karam Mohamed

Contents

RTL code	4
DSP48A1.v	4
MUX.v	9
DFF.v	9
Testbench code	10
Do file	13
QuestaSim snippets	14
Verify Reset Operation	14
Verify DSP Path 1	14
Verify DSP Path 2	15
Verify DSP Path 3	16
Verify DSP Path 4	17
Constraint file	18
Elaboration	18
Messages	18
Schematic	19
Synthesis	21
Messages	21
Utilization report	22
timing report	22
Schematic	22
Implementation	24
Messages	24
Utilization report	25
timing report	25
Device	25
Linting	26





RTL CODE

DSP48A1.v

```
module DSP48A1 (
                A, B, C, D, CARRYIN,
                M, P, CARRYOUT, CARRYOUTF,
                CLK, OPMODE,
                CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
                RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
                BCIN, BCOUT, PCIN, PCOUT
        );
    parameter A0REG = 0, A1REG = 1;
    parameter BOREG = 0, B1REG = 1;
    parameter CREG = 1, DREG = 1, MREG = 1, PREG = 1;
    parameter CARRYINREG = 1, CARRYOUTREG = 1, OPMODEREG = 1;
    parameter CARRYINSEL = "OPMODE5", B_INPUT = "DIRECT", RSTTYPE = "SYNC";
    // Data Input Ports
    input [17:0] A, B, D;
    input [47:0] C;
    input CARRYIN;
    // Data Output Ports
    output [35:0] M;
    output [47:0] P;
    output CARRYOUT, CARRYOUTF;
    // Control Ports
    input CLK;
    input [7:0] OPMODE;
    // Clock Enable Ports
    input CEA, CEB, CEC, CED, CEM, CEP;
    input CECARRYIN, CEOPMODE;
    // Reset Ports (Active High)
    input RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
    input RSTCARRYIN, RSTOPMODE;
    // Cascade Ports
    input [17:0] BCIN;
    output [17:0] BCOUT;
    input [47:0] PCIN;
    output [47:0] PCOUT;
    // Internal Wires
    wire [17:0] a0_out, a1_out, a0_reg_out, a1_reg_out;
    wire [17:0] b0 out, b1 out, b mux out, b0 reg out, b1 reg out;
    wire [47:0] c_out, c_reg_out;
    wire [17:0] d_out, d_reg_out;
    wire [7:0] opmode out, opmode reg out;
    wire carryin_mux_out, carryin_reg_out, cyi_out;
```

```
wire carryout wire, carryout reg out;
wire [17:0] pre add sub out;
wire [17:0] opmode4_mux_out;
wire [35:0] mult out, m out, m reg out;
wire [47:0] concatenated_buses;
wire [47:0] x_mux_out, z_mux_out;
wire [47:0] post add sub out;
wire [47:0] p reg out;
// =======Input Pipeline Registers=======
// -----A Path-----
// A0 Register and Mux
DFF #(.WIDTH(18), .RSTTYPE(RSTTYPE)) a0 reg (
     .clk(CLK), .rst(RSTA), .CE(CEA), .D(A), .Q(a0_reg_out)
);
MUX #(.WIDTH(18), .INPUTS(2)) a0 mux (
                    // Direct input
    .in0(A),
    .in1(a0 reg out), // Registered input
    .in2(18'b0), .in3(18'b0), // Unused
    .sel(A0REG[0]), .out(a0_out)
);
// A1 Register and Mux
DFF #(.WIDTH(18), .RSTTYPE(RSTTYPE)) a1_reg (
    .clk(CLK), .rst(RSTA), .CE(CEA), .D(a0 out), .Q(a1 reg out)
);
MUX #(.WIDTH(18), .INPUTS(2)) a1_mux (
                  // Direct input
    .in0(a0 out),
    .in1(a1_reg_out), // Registered input
    .in2(18'b0), .in3(18'b0), // Unused
    .sel(A1REG[0]), .out(a1 out)
);
// -----B Path-----
// B input port mux
MUX #(.WIDTH(18), .INPUTS(2)) b_input_mux (
             // DIRECT
   .in0(B),
    .in1(BCIN), // CASCADE
    .in2(18'b0), .in3(18'b0), // Unused
   .sel(B_INPUT == "CASCADE"), .out(b_mux_out)
);
// B0 Register and Mux
DFF #(.WIDTH(18), .RSTTYPE(RSTTYPE)) b0 reg (
    .clk(CLK), .rst(RSTB), .CE(CEB), .D(b_mux_out), .Q(b0_reg_out)
);
MUX #(.WIDTH(18), .INPUTS(2)) b0 mux (
    .in0(b_mux_out), // Direct input
    .in1(b0_reg_out), // Registered input
    .in2(18'b0), .in3(18'b0), // Unused
   .sel(B0REG[0]), .out(b0_out)
);
```

```
// B1 Register and Mux
DFF #(.WIDTH(18), .RSTTYPE(RSTTYPE)) b1 reg (
   .clk(CLK), .rst(RSTB), .CE(CEB), .D(opmode4_mux_out), .Q(b1_reg_out)
);
MUX #(.WIDTH(18), .INPUTS(2)) b1_mux (
   .in0(opmode4_mux_out), // Direct input
   .in1(b1 reg out),  // Registered input
   .in2(18'b0), .in3(18'b0),
                              // Unused
   .sel(B1REG[0]), .out(b1_out)
);
assign BCOUT = b1_out;
// -----C Path------
// C Register and Mux
DFF #(.WIDTH(48), .RSTTYPE(RSTTYPE)) c reg (
   .clk(CLK), .rst(RSTC), .CE(CEC), .D(C), .Q(c_reg_out)
);
MUX #(.WIDTH(48), .INPUTS(2)) c_mux (
                  // Direct input
   .in0(C),
   .in1(c reg out), // Registered input
   .in2(48'b0), .in3(48'b0), // Unused
   .sel(CREG[0]), .out(c_out)
);
// -----D Path-----
// D Register and Mux
DFF #(.WIDTH(18), .RSTTYPE(RSTTYPE)) d_reg (
   .clk(CLK), .rst(RSTD), .CE(CED), .D(D), .Q(d_reg_out)
);
MUX #(.WIDTH(18), .INPUTS(2)) d_mux (
   .in0(D), // Direct input
   .in1(d reg out), // Registered input
   .in2(18'b0), .in3(18'b0), // Unused
   .sel(DREG[0]), .out(d_out)
);
// -----OPMODE-----
// OPMODE Register and Mux
DFF #(.WIDTH(8), .RSTTYPE(RSTTYPE)) opmode reg (
    .clk(CLK), .rst(RSTOPMODE), .CE(CEOPMODE), .D(OPMODE),
 .Q(opmode reg out)
);
MUX #(.WIDTH(8), .INPUTS(2)) opmode_mux (
   .in0(OPMODE),
                 // Direct input
   .in1(opmode_reg_out), // Registered input
   .in2(8'b0), .in3(8'b0), // Unused
   .sel(OPMODEREG[0]), .out(opmode out)
);
```

```
// -----Pre-Adder/Subtracter-----
assign pre_add_sub_out = opmode_out[6] ? (d_out - b0_out) : (d_out + b0_out);
// -----OPMODE[4] Mux-----
assign opmode4 mux out = opmode out[4] ? pre add sub out : b0 out;
// ----Multiplier ((A * B) or (A * pre_add_sub_out))----
assign mult_out = a1_out * b1_out;
// M Register and Mux
DFF #(.WIDTH(36), .RSTTYPE(RSTTYPE)) m_reg (
   .clk(CLK), .rst(RSTM), .CE(CEM), .D(mult_out), .Q(m_reg_out)
);
MUX #(.WIDTH(36), .INPUTS(2)) m_mux (
   .in0(mult_out), // Direct input
   .in1(m_reg_out), // Registered input
   .in2(36'b0), .in3(36'b0), // Unused
   .sel(MREG[0]), .out(m out)
);
assign M = m_out;
// -----Concatenated Buses D[11:0], A[17:0], B[17:0]-----
assign concatenated buses = {d out[11:0], a1 out, b1 out};
// -----X Mux-----
MUX #(.WIDTH(48), .INPUTS(4)) x_mux (
   .in0(48'b0),
   .in1({{12{1'b0}}}, m_out}), // Extended with zeros
   .in2(P), // P feedback
   .in3(concatenated buses),
   .sel(opmode out[1:0]), .out(x mux out)
);
// -----Z Mux-----
MUX #(.WIDTH(48), .INPUTS(4)) z_mux (
   .in0(48'b0),
   .in1(PCIN),
   .in2(P), // P feedback
   .in3(c out),
   .sel(opmode_out[3:2]), .out(z_mux_out)
);
// -----Carry Input-----
// Carry input mux (CARRYIN or OPMODE5)
MUX #(.WIDTH(1), .INPUTS(2)) carryin_mux (
   .in0(CARRYIN),
   .in1(opmode_out[5]),
   .in2(1'b0), .in3(1'b0), // Unused
   .sel(CARRYINSEL == "OPMODE5"), .out(carryin_mux_out)
);
```

```
// Carry Input Register and Mux (CYI)
   DFF #(.WIDTH(1), .RSTTYPE(RSTTYPE)) carryin reg (
       .clk(CLK), .rst(RSTCARRYIN), .CE(CECARRYIN), .D(carryin_mux_out),
.Q(carryin_reg_out)
   );
   MUX #(.WIDTH(1), .INPUTS(2)) carryin_reg_mux (
       .in0(carryin_mux_out), // Direct input
       .in1(carryin_reg_out), // Registered input
       .in2(1'b0), .in3(1'b0), // Unused
       .sel(CARRYINREG[0]), .out(cyi out)
   );
   // -----Post-Adder/Subtracter-----
   assign {carryout_wire, post_add_sub_out} = opmode_out[7] ?
           (z_mux_out - (x_mux_out + cyi_out)) :
           (z_mux_out + x_mux_out + cyi_out);
   // -----P Output Register-----
   // P Register and Mux
   DFF #(.WIDTH(48), .RSTTYPE(RSTTYPE)) p reg (
       .clk(CLK), .rst(RSTP), .CE(CEP), .D(post add sub out), .O(p reg out)
   );
   MUX #(.WIDTH(48), .INPUTS(2)) p mux (
       .in0(post_add_sub_out), // Direct input
       .in1(p reg out),  // Registered input
       .in2(48'b0), .in3(48'b0), // Unused
       .sel(PREG[0]), .out(P)
   );
   assign PCOUT = P;
   // -----Carry Output Register-----
   // Carry Output Register and Mux (CYO)
   DFF #(.WIDTH(1), .RSTTYPE(RSTTYPE)) carryout reg (
       .clk(CLK), .rst(RSTCARRYIN), .CE(CECARRYIN),
       .D(carryout_wire), .Q(carryout_reg_out)
   );
   MUX #(.WIDTH(1), .INPUTS(2)) carryout mux (
       .in0(carryout_wire), // Direct input
       .in1(carryout_reg_out), // Registered input
       .in2(1'b0), .in3(1'b0), // Unused
       .sel(CARRYOUTREG[0]), .out(CARRYOUT)
   );
   assign CARRYOUTF = CARRYOUT;
```

endmodule

MUX.v

```
module MUX(in0, in1, in2, in3, sel, out);
    parameter WIDTH = 1;
    parameter INPUTS = 2;
    input [WIDTH-1:0] in0;
    input [WIDTH-1:0] in1;
    input [WIDTH-1:0] in2;
    input [WIDTH-1:0] in3;
    input [$clog2(INPUTS)-1:0] sel;
    output reg [WIDTH-1:0] out;
    always @(*) begin
        case (sel)
            0 : out = in0;
            1 : out = in1;
            2 : out = in2;
            3 : out = in3;
        endcase
    end
endmodule
```

DFF.v

```
module DFF(clk, Q, D, rst, CE);
    parameter WIDTH = 1;
    parameter RSTTYPE = "SYNC";
    input clk, rst, CE;
    input [WIDTH-1:0] D;
    output reg [WIDTH-1:0] Q;
    generate
        if (RSTTYPE == "ASYNC") begin
             always @(posedge clk or posedge rst) begin
                 if (rst)
                     Q <= {WIDTH{1'b0}};</pre>
                 else if (CE)
                     Q \leftarrow D;
             end
        end
        else begin // If -> RSTTYPE = "SYNC"
             always @(posedge clk) begin
                 if (rst)
                      Q <= {WIDTH{1'b0}};</pre>
                 else if (CE)
                     0 \leftarrow D;
             end
        end
    endgenerate
endmodule
```

TESTBENCH CODE

```
module DSP48A1 tb();
    // Data Input Ports
    reg [17:0] A, B, D;
    reg [47:0] C;
    reg CARRYIN;
    // Data Output Ports
    wire [35:0] M;
    wire [47:0] P;
    wire CARRYOUT, CARRYOUTF;
    // Control Ports
    reg CLK;
    reg [7:0] OPMODE;
    // Clock Enable Ports
    reg CEA, CEB, CEC, CED, CEM, CEP;
    reg CECARRYIN, CEOPMODE;
    // Reset Ports (Active High)
    reg RSTA, RSTB, RSTC, RSTD, RSTM, RSTP;
    reg RSTCARRYIN, RSTOPMODE;
    // Cascade Ports
    reg [17:0] BCIN;
    wire [17:0] BCOUT;
    reg [47:0] PCIN;
    wire [47:0] PCOUT;
    // previous P and CARRYOUT for comparison
    reg [47:0] prev P;
    reg prev CARRYOUT;
    // Clock generation
    initial begin
        CLK = 0;
        forever
            #1 CLK = \sim CLK;
    // DUT instantiation with default parameters
    DSP48A1 #(
        .AOREG(0), .A1REG(1), .BOREG(0), .B1REG(1),
        .CREG(1), .DREG(1), .MREG(1), .PREG(1),
        .CARRYINREG(1), .CARRYOUTREG(1), .OPMODEREG(1),
        .CARRYINSEL("OPMODE5"), .B_INPUT("DIRECT"), .RSTTYPE("SYNC")
    ) dut (
            A, B, C, D, CARRYIN,
            M, P, CARRYOUT, CARRYOUTF,
            CLK, OPMODE,
            CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
            RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
            BCIN, BCOUT, PCIN, PCOUT
    );
```

```
// Test stimulus
initial begin
   // Initialize inputs
   A = 0; B = 0; C = 0; D = 0; CARRYIN = 0;
   OPMODE = 0; BCIN = 0; PCIN = 0; prev_P = 0; prev_CARRYOUT = 0;
   //-----
   // Verify Reset Operation
   $display("Verify Reset Operation");
   RSTA = 1; RSTB = 1; RSTC = 1; RSTD = 1; RSTM = 1; RSTP = 1;
   RSTCARRYIN = 1; RSTOPMODE = 1;
   A = $random; B = $random; C = $random; D = $random;
   CARRYIN = $random; OPMODE = $random; BCIN = $random; PCIN = $random;
   CEA = $random; CEB = $random; CEC = $random; CED = $random;
   CEM = $random; CEP = $random; CECARRYIN = $random; CEOPMODE =$random;
   @(negedge CLK);
   if (M == 0 && P == 0 && CARRYOUT == 0 && CARRYOUTF == 0 &&
       BCOUT == 0 && PCOUT == 0) begin
       $display("Reset test - All outputs are zero");
   end
   else begin
       $display("Error: Reset test - Outputs not zero:\n",
             "M=%h, P=%h, CARRYOUT=%b, CARRYOUTF=%b, BCOUT=%h, PCOUT=%h",
                M, P, CARRYOUT, CARRYOUTF, BCOUT, PCOUT);
       $stop;
   end
   RSTA = 0; RSTB = 0; RSTC = 0; RSTD = 0; RSTM = 0; RSTP = 0;
   RSTCARRYIN = 0; RSTOPMODE = 0;
   CEA = 1; CEB = 1; CEC = 1; CED = 1; CEM = 1; CEP = 1;
   CECARRYIN = 1; CEOPMODE = 1;
   //-----
   // Verify DSP Path 1
   $display("Verify DSP Path 1");
   OPMODE = 8'b11011101;
   A = 20; B = 10; C = 350; D = 25;
   BCIN = $random; PCIN = $random; CARRYIN = $random;
   repeat(4) @(negedge CLK);
   if (BCOUT == 18'hf && M == 36'h12c && P == 48'h32 && PCOUT == 48'h32
   && CARRYOUT == 0 && CARRYOUTF == 0) begin
       $display("DSP Path 1 test passed");
   end
   else begin
       $display("Error: DSP Path 1 test failed");
       $stop;
   end
```

```
//----
// Verify DSP Path 2
$display("Verify DSP Path 2");
OPMODE = 8'b00010000;
A = 20; B = 10; C = 350; D = 25;
BCIN = $random; PCIN = $random; CARRYIN = $random;
repeat(3) @(negedge CLK);
if (BCOUT == 18'h23 && M == 36'h2bc && P == 48'h0 && PCOUT == 48'h0
&& CARRYOUT == 0 && CARRYOUTF == 0) begin
   $display("DSP Path 2 test passed");
end
else begin
   $display("Error: DSP Path 2 test failed");
   $stop;
end
//----
// Verify DSP Path 3
$display("Verify DSP Path 3");
prev P = P; prev CARRYOUT = CARRYOUT;
OPMODE = 8'b00001010;
A = 20; B = 10; C = 350; D = 25;
BCIN = $random; PCIN = $random; CARRYIN = $random;
repeat(3) @(negedge CLK);
if (BCOUT == 18'ha && M == 36'hc8 && P == prev P &&
   CARRYOUT == prev CARRYOUT) begin
   $display("DSP Path 3 test passed");
end
else begin
   $display("Error: DSP Path 3 test failed");
   $stop;
End
```


```
//-----
       // Verify DSP Path 4
       $display("Verify DSP Path 4");
       OPMODE = 8'b10100111;
       A = 5; B = 6; C = 350; D = 25; PCIN = 3000;
       BCIN = $random; CARRYIN = $random;
       repeat(3) @(negedge CLK);
       if (BCOUT == 18'h6 && M == 36'h1e && P == 48'hfe6fffec0bb1 &&
          PCOUT == 48'hfe6fffec0bb1 &&
          CARRYOUT == 1 && CARRYOUTF == 1) begin
          $display("DSP Path 4 test passed");
       end
       else begin
          $display("Error: DSP Path 4 test failed");
       end
       $stop;
       end
endmodule
```


DO FILE


```
vlib work
vlog DFF.v
vlog MUX.v
vlog DSP48A1.v
vlog DSP48A1_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```


QUESTASIM SNIPPETS


Verify Reset Operation
























CONSTRAINT FILE


ELABORATION


Messages





Schematic












SYNTHESIS


Messages




Utilization report





timing report




Schematic











IMPLEMENTATION


Messages




Utilization report



timing report



Device



LINTING

