# **Report Generated by Test Manager**

Title: Test

Author: Sonko Muhammed R. Date: 29-Oct-2024 12:13:07

### **Test Environment**

Platform: PCWIN64 MATLAB: (R2022b)

## Summary

Name
Outcome
Duration
(Seconds)

□ DiagReq2

4.724

## DiagReq2

#### **Test Result Information**

Result Type: **Test Case Result** 

Parent: None

Start Time: 29-Oct-2024 11:34:13 End Time: 29-Oct-2024 11:34:17

Outcome: Passed

#### **Test Case Information**


Name:

DiagReq2 Simulation Test Type:


## **Verify Result**


Name	Link to Plo
	t
Test Sequence/step_1:verify(WorkingCondition==0)	<u>Link</u>
Test Sequence/step_3:verify(WorkingCondition - 0 < 0.0001)	<u>Link</u>
Test Sequence/step_5:verify(WorkingCondition - 1 < 0.0001)	<u>Link</u>
Test Sequence/step_7:verify(WorkingCondition - 2 < 0.0001)	<u>Link</u>
Test Sequence/step_9:verify(WorkingCondition - 3 < 0.0001)	<u>Link</u>
Test Sequence/step_11:verify(WorkingCondition - 4 < 0.0001)	<u>Link</u>
Test Sequence/step_13:verify(WorkingCondition - 5 < 0.0001)	<u>Link</u>

Name
Test Sequence/step_1:verify(WorkingCondition==0)
Test Sequence/step_3:verify(WorkingCondition - 0 < 0.0001)





Back to Report SummaryBack to Signal Summary






Back to Report SummaryBack to Signal Summary





Back to Report SummaryBack to Signal Summary



## Back to Report SummaryBack to Signal Summary

### **Simulation**

## **System Under Test Information**

Model: InitDiag

Harness: InitDiag\_Harness1

Harness Owner: InitDiag/Subsystem/Subsystem

Release: Current Simulation Mode: normal

Override SIL or PIL 0

Mode:

Configuration Set: Configuration 1

Start Time: 0 Stop Time: 10

Checksum: 4017348971 3731191896 4271648242 2229109967

Simulink Version: 10.6 Model Version: 1.0 User ID: muham

Model Path: C:\Users\muham\Desktop\MST\_IESE\_2023\M2\_S1\

Traitement\_Num\_Image\TNI\_TP\InitDiag.slx

Machine Name: DESKTOP-OF247DK Solver Name: VariableStepDiscrete

Solver Type: Variable-Step

Platform: PCWIN64

#### Simulation Logs:

Using the '==' operator to compare expressions of type double in the 'verify' statement can produce unexpected results.

Step 'step\_1' in Test Sequence 'InitDiag\_Harness1/Test Sequence':

verify(WorkingCondition==0);

**Back to Report Summary**