



```
-- Company:
-- Engineer:
                 10:36:39 10/24/2018
-- Create Date:
-- Design Name:
-- Module Name:
                 Devre - Behavioral
-- Project Name: 2. Uygulama - D
-- Target Devices:
-- Tool versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
-- Genel devre her þeyden baðýmsýzdýr
entity Devre is
     port (
          x1, x2, x3 :in STD_LOGIC;
          F:out STD_LOGIC
     );
end Devre;
architecture Behavioral of Devre is
-- And kapýsýnýn eklenmesi
component tri_and
     port(a1, a2, a3: in STD_LOGIC;
          aout: out STD LOGIC
     );
end component;
-- Or kapýsýnýn eklenmesi
component tri or
     port(o1, o2, o3:in STD LOGIC;
          oout:out STD LOGIC
     );
end component;
-- Not kapýsýnýn eklenmesi
component not kapisi
     port(
```

```
n1:in STD LOGIC;
          nout:out STD LOGIC
     );
end component;
-- ara kablolar (component'ten gelen kablolar)
signal s1: STD LOGIC;
signal s2: STD LOGIC;
signal s3: STD_LOGIC;
signal s4: STD LOGIC;
signal s5: STD_LOGIC;
signal s6: STD LOGIC;
begin
     -- b'ler etikettir
    b1: not kapisi port map(x1, s1);
     b2: not kapisi port map(x2, s2);
     b3: not kapisi port map(x3, s3);
     b4: tri and port map(x1, s2, x3, s4);
     b5: tri_and port map(s1, s2, x3, s5);
     b6: tri and port map(s1, x2, s3, s6);
     b7: tri or port map(s4, s5, s6, F);
end Behavioral;
_____
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tri and is
port(a1, a2, a3: in STD LOGIC;
    aout:out STD LOGIC
);
end tri and;
architecture Behavioral of tri and is
begin
    process(a1, a2, a3)
    begin
     aout <= a1 AND a2 AND a3;
     end process;
end Behavioral;
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity tri or is
port(o1, o2, o3: in STD LOGIC;
    oout : out STD LOGIC
);
end tri or;
```

```
architecture Behavioral of tri_or is
begin
    process(01, 02, 03)
    begin
    oout <= o1 OR o2 OR o3;
    end process;
end Behavioral;
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity not_kapisi is
port(
    n1:in STD LOGIC;
    nout:out STD LOGIC
);
end not_kapisi;
architecture Behavioral of not_kapisi is
begin
    process(n1)
    begin
        nout <= not n1;</pre>
    end process;
end Behavioral;
```



