# Programmable Logic

#### PROGRAMMABLE LOGIC DEVICES (PLDs)

PROM Programmable Read-Only Memory
Fixed "AND" array with 2 ^(# Inputs) minterms
Programmable "OR" array with m output bits

EPROM Erasable PROM

Erase with ultraviolet light, and program again

EEPROM Electrically Erasable PROM

Erase addressed byte with 20 volts

Flash High density, low cost EEPROM

Memory Non-selective complete erase with 20 volts

PAL Programmable Array Logic

Programmable "AND" array with n product terms

Fixed "OR" array, each of m outputs has n/m terms

PLA Programmable Logic Array

Programmable "AND" array with n product terms

Programmable "OR" array with m output bits


PLS Programmable Logic Sequencer PLA plus Flip-Flops and extra combinational logic

FPGA Field Programmable Gate Array

Dynamically configurable logic and I/O blocks

# Prgrammable Logic Organization

- Pre-fabricated building block of many AND/OR gates (or NOR, NAND)
- "Personalized" by making or breaking connections among the gates



Programmable Array Block Diagram for Sum of Products Form

# Basic Programmable Logic Organizations

• Depending on which of the AND/OR logic arrays is programmable, we have three basic organizations

ORGANIZATION	AND ARRAY	OR ARRAY
PAL	PROG.	FIXED
PROM	FIXED	PROG.
PLA	PROG.	PROG.




Fig. 7-13 Basic Configuration of Three PLDs




Fig. 7-18 Sequential Programmable Logic Device

#### Key to Success: Shared Product Terms

#### **Equations**

Example: 
$$F0 = A + \overline{B} \overline{C}$$

$$F1 = \underline{A} \underline{C} + A B$$

$$F2 = \overline{B} \overline{C} + A B$$

 $F3 = \overline{B}C + A$ 

Porconality Matrix

Product	Inputs			Outputs			
term	Α	В	С	F <sub>0</sub>	$F_1$	$F_2$	$F_3$
AΒ	1	1	-	0	1	1	0
$\overline{B}C$	_	0	1	0	0	0	(1)
$A\overline{C}$	1	-	0	0	$\bigcirc$	0	0
$\overline{B}\overline{C}$	_	0	0		0	1	0
Α	1	-	_		0	0	1

#### Input Side:

1 = asserted in term

0 = negated in term


- = does not participate

#### **Output Side:**

1 = term connected to output

0 = no connection to output


#### Example Continued - Unprogrammed device





### PLA Table Generation


$$F_1 = AB' + C$$
  
 $F_2 = A'C' + BC$   
 $F_3 = AB' + A'C'$   
 $F_4 = A'C' + BC + AB'C$ 


Product Term	A			put tual) <b>B'</b>		C'		inpu ecif B	t ied) C		Out F <sub>2</sub>	•	
 AB'	1	0	0	1	0	0	1	0	-	1	0	1	0
С	0	0	0	0	1	0	-	-	1	1	0	0	0
A'C'	0	1	0	0	0	1	0	-	0	0	1	1	1
ВС	0	0	1	0	1	0	-	1	1	0	1	0	1
AB'C	1	0	0	1	1	0	1	0	1	0	0	0	1



























Example Continued -**Programmed part** 



# Alternative representation for high fan-in structures


Short-hand notation so we don't have to draw all the wires!

X at junction indicates a connection

#### **Notation for implementing**

$$F0 = AB + \overline{A}\overline{B}$$

$$F1 = C\overline{D} + \overline{C}D$$



#### Design Example

#### Multiple functions of A, B, C

$$F1 = ABC$$


$$F2 = A + B + C$$

$$F3 = \overline{ABC}$$


$$F4 = \overline{A + B + C}$$


$$F5 = A \oplus B \oplus C$$


$$F6 = \overline{A \oplus B \oplus C}$$





#### Another Example: Magnitude Comparator












# Another PLA Representation



Implement these equations:

$$X = ABC + B'D' + AB'D + C'D'$$


$$Y = BC + D'$$

8 terms

$$Z = CD + B^{2}D' + A^{8}BC$$

in this PLA:

6 terms or AND plane lines



can we implement 8 product terms with 6 AND plane lines?

$$X = ABC + B'D' + AB'D + C'D'$$

$$Y = BC + D'$$

$$Z = CD + B'D' + A'BC$$

\	A B		X		
C	D	00	01	11	10
	00				
	01				
	11				
	10				

\	A B		Y		
C	D	00	01	11	10
	00				
	01				
	11				
	10				

\A E	3		Z		
CD		00	01	11	10
0	0				
0	1				
1	1				
1	0				
-					

$$X = ABC + B'D' + AB'D + C'D'$$

$$Y = BC + D'$$

$$Z = CD + B'D' + A'BC$$

\	<b>4</b> B		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
	11			1	1
	10	1		1	1

\	A B		Y		
C	D	00	01	11	10
	00				
	01				
	11				
	10				

4 B		Z		
D	00	01	11	10
00				
01				
11				
10				
	00 01 11	00 00 01 11	00 01 00 01 01 11 11	00 01 11 00 01 11 11 11 11 11 11 11 11 1

$$X = ABC + B'D' + AB'D + C'D'$$

$$Y = BC + D'$$

$$Z = CD + B'D' + A'BC$$

\	4 B		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
	11			1	1
	10	1		1	1

\	<b>4</b> B		Y		
C	D	00	01	11	10
	00	1	1	1	1
	01				
	11		1	1	
	10	1	1	1	1

\	<b>4</b> B		Z		
C	D	00	01	11	10
	00				
	01				
	11				
	10				

$$X = ABC + B'D' + AB'D + C'D'$$

$$Y = BC + D'$$

$$Z = CD + B'D' + A'BC$$


\	4 B		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
	11			1	1
	10	1		1	1

\	<b>4</b> B		Y		
C	D	00	01	11	10
	00	1	1	1	1
·	01				
·	11		1	1	
	10	1	1	1	1

\	<b>4</b> B		Z		
C	D	00	01	11	10
	00	1			1
	01				
	11	1	1	1	1
	10	1	1		1
			•		

C'D' is in **X** and **Y** and looks useful

\	A B		X		
C	D	00	01	11	10
	00	1	1	1	1
·	01				1
•	11			1	1
•	10	1		1	1



<b>\</b>	В		Z		
C	D	00	01	11	10
	00	1			1
	01				
_	11	1	1	1	1
	10	1	1		1

C'D' is in **X** and **Y** and looks useful

B'D' is in all three functions

\	4 B		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
	11			1	1
	10	1		1	1

\	<b>4</b> B		Y		
C	D	00	01	11	10
	00	1	1	1	1
	01				
	11		1	1	
	10	1	1	1	1

A B		Z		
D	00	01	11	10
00	1			1
01				
11	1	1	1	1
10	1	1		1
	00 01 11	00 1 01 11 1	00 1 01 11 1 1	00 1 11 01 1 1 1 1 1

C'D' is in X and Y and looks useful

B'D' is in all three functions

A'BC and ABC cover a lot of minterms

\	ΑВ		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
·	11			1	1
•	10	1		1	1


\	A B		Y		
C	D	00	01	11	10
	00	1	1	1	1
•	01				
•	11		1	1	
•	10	1	1	1	1

	Z		
00	01	11	10
1			1
1	1	1	1
1	1		1
	00 1 1 1		

C'D' is in **X** and **Y** and looks useful

B'D' is in all three functions

A'BC and ABC cover a lot of minterms



The only ones left are AB' and CD

#### All of the functions are covered using only 6 product terms

\	4 B		X		
C	D	00	01	11	10
	00	1	1	1	1
	01				1
	11			1	1
	10	1		1	1

\	A B		Y				
C	D	00	01	11	10		
	00	1	1	1	1		
	01						
	11		1	1			
	10	1	1	1	1		

\	A B		Z		
C	D	00	01	11	10
	00	1			1
	01				
	11	1	1	1	1
	10	1	1		1

How is this possible?

X = C'D' + B'D' + AB' + ABC Y = C'D' + B'D' + ABC + A'BC Z = B'D' + CD + A'BC

Product	Input			Output			
Term	Α	В	C	D	X	Y	Z
C'D'							
B'D'							
AB'							
ABC							
A'BC							
CD							

Product	Input				Output		
Term	A	В	C	D	X	Y	Z
C'D'	-	-	0	0			
B'D'	-	0	-	0			
AB'	1	0	-	-			
ABC	1	1	1	-			
A'BC	0	1	1	-			
CD	-	-	1	1			

## PLA Example


Product		In	out	Output			
Term	A	В	С	D	X	Y	Z
C'D'	-	-	0	0	1	1	0
B'D'	-	0	-	0	1	1	1
AB'	1	0	-	-	1	0	0
ABC	1	1	1	-	1	1	0
A'BC	0	1	1	-	0	1	1
CD	-	-	1	1	0	0	1

# PLA Example



	7	7	7	7	
		•			


Product		In	out	Output			
Term	Α	В	С	D	X	Y	Z
C'D'	-	-	0	0	1	1	0
B'D'	-	0	-	0	1	1	1
AB'	1	0	-	-	1	0	0
ABC	1	1	1	-	1	1	0
A'BC	0	1	1	-	0	1	1
CD	-	-	1	1	0	0	1



### PALs and

What is difference between Programmable Array Logic (PAL) and Programmable Logic Array (PLA)?

PAL concept — implemented by Monolithic Memories AND array is programmable, OR array is fixed at fabrication



A given column of the OR array has access to only a subset of the possible product terms

PLA concept — Both AND and OR arrays are programmable




Fig. 7-16 PAL with Four Inputs, Four Outputs, and Three-Wide AND-OR Structure

$$X = A C + B C + B C + B D$$

$$Y = A C + A D + A D + B C$$

$$Z = A B + A B$$

$$X = A\bar{C} + B\bar{C} + \bar{B}(C+D)$$


$$Y = A(C+D) + \bar{A}\bar{P} + \bar{B}\bar{C}$$

$$Z = AB + \bar{A}\bar{B}$$

$$S = C + D$$

	AND Inputs					Output Eupation				
	Α	В	С	D	S	Output Function				
1	-	-	1	-	-					
2	-	-	-	1	-	s= C + D				
3	10	10	10	10	10					
4	1	-	0	-	-					
5	-	١	0	-	-	X= AC+BC+BS				
6	-	0	-	-	1					
7	1	-	-	-	1					
8	0	-	-	0	-	Y= AS+AD+BC				
9	-	0	0	-	-					
10	l	1	-	-	-					
11	0	0	-	-	-	Z= AB + AB				
12	10	10	10	10	10					

55:032 - Introduction to Digital Design



## PALs and PLAs

- Of the two organizations the PLA is the most flexible
  - One PLA can implement a huge range of logic functions
  - BUT many pins; large package, higher cost
- PALs are more restricted / you trade number of OR terms vs number of outputs
  - Many device variations needed
  - Each device is cheaper than a PLA

# PAL Logic Implementation


#### Design Example: BCD to Gray Code Converter


#### K-maps


#### **Truth Table**


Α	В	С	D	W	Χ	Υ	Ζ
0	0	0	0	0	0	0	0
0	0	0	1 0	0 0 0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0 0 0	1	0	1 0 1 0 1 0	1	1	1	0
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1 1 1 1	0	0	0	1	0 0 X X X	0	1
1	0	0	1	1	0	0	0
1	0	1	0	Χ	Χ	Χ	Χ
1	0	1	1	Χ	Χ	Χ	Χ
1	1	0	0 1	Χ	Χ	Χ	Χ
1	1	0		Χ	Χ	Χ	Χ
1	1	1	0	1 X X X X X	Χ	Χ	0 1 1 0 0 0 0 1 1 0 0 X X X X
1	1	1	1	Х	Χ	Χ	Χ

#### **Minimized Functions:**









## PAL Logic Implementation

#### **Programmed PAL:**

#### **Minimized Functions:**

BC

0

\*\*\*\*\*

0

\*\*\*\*\*

0

\*\*\*\*\*

0

ABC

AD

BCD

AD


BCD

BD BC


- 0

4 product terms per each OR gate

### PROM with 8 Words X 4 Bits



# PLS with 2 Inputs and 3 Outputs




## FPGA AND CPLD

- 1. FPGA Field-Programmable Gate Array.
- 2. CPLD Complex Programmable Logic Device
- 3. FPGA and CPLD is an advance PLD.
- 4. Support thousands of gate where as PLD only support hundreds of gates.

## What is an FPGA?

- Before the advent of programmable logic, custom logic circuits were built at the board level using standard components, or at the gate level in expensive application-specific (custom) integrated circuits.
- FPGA is an integrated circuit that contains many (64 to over 10,000) identical logic cells that can be viewed as standard components. Each logic cell can independently take on any one of a limited set of personalities.
- Individual cells are interconnected by a matrix of wires and programmable switches. A user's design is implemented by specifying the simple logic function for each cell and selectively closing the switches in the interconnect matrix.
- Array of logic cells and interconnect form a fabric of basic building blocks for logic circuits. Complex designs are created by combining these basic blocks to create the desired circuit

# FPGA architecture



## What does a logic cell do?

- The logic cell architecture varies between different device families.
- Each logic cell combines a few binary inputs (typically between 3 and 10) to one or two outputs according to a Boolean logic function specified in the user program.
- In most families, the user also has the option of registering the combinatorial output of the cell, so that clocked logic can be easily implemented.
- Cell's combinatorial logic may be physically implemented as a small look-up table memory (LUT) or as a set of multiplexers and gates.
- LUT devices tend to be a bit more flexible and provide more inputs per cell than multiplexer cells at the expense of propagation delay.

# what does 'Field Programmable' mean?

- Field Programmable means that the FPGA's function is defined by a user's program rather than by the manufacturer of the device.
- A typical integrated circuit performs a particular function defined at the time of manufacture. In contrast, the FPGA's function is defined by a program written by someone other than the device manufacturer.
- Depending on the particular device, the program is either 'burned' in permanently or semi-permanently as part of a board assembly process, or is loaded from an external memory each time the device is powered up.
- This user programmability gives the user access to complex integrated designs without the high engineering costs associated with application specific integrated circuits.

# How are FPGA programs created?

- Individually defining the many switch connections and cell logic functions would be a daunting task.
- This task is handled by special software. The software translates a user's schematic diagrams or textual hardware description language code then places and routes the translated design.
- Most of the software packages have hooks to allow the user to influence implementation, placement and routing to obtain better performance and utilization of the device.
- Libraries of more complex function macros (eg. adders) further simplify the design process by providing common circuits that are already optimized for speed or area.

## **FPGA**

- FPGA applications:
  - i. DSP
  - ii. Software-defined radio
  - iii. Aerospace
  - iv. Defense system
  - v. ASIC Prototyping
  - vi. Medical Imaging
  - vii. Computer vision
  - viii. Speech Recognition
  - ix. Cryptography
  - x. Bioinformatic
  - xi. And others.

## **CPLD**

- 1. Complexity of CPLD is between FPGA and PLD.
- 2. CPLD featured in common PLD:
  - i. Non-volatile configuration memory does not need an external configuration PROM.
  - ii. Routing constraints. Not for large and deeply layered logic.

#### 3. CPLD featured in common FPGA:-


- i. Large number of gates available.
- ii. Can include complicated feedback path.

#### 4. CPLD application:-

- i. Address coding
- ii. High performance control logic
- iii. Complex finite state machines

## **CPLD**

### 5. CPLD architecture:-



LAB – Logic Array Block / uses PALs

**PIA – Programmable Interconnect Array**