
COUNTERS

Counters WITH INPUTS
Kinds of Counters
Synchronous Counters
Ripple Counters (Asynchronous counter)
Cascaded Counters (Modulo counter)
Hybrid counters

General Sequential Systems



Counters

- Counters are registers that go through a predefined sequence of states when inputs are applied
- Many counters follow the binary number sequence
 - For example, a 3-bit binary ripple counter goes through the following state transitions when the clock is asserted: $000 \rightarrow 001 \rightarrow 010 \rightarrow 011 \rightarrow 100 \rightarrow 101 \rightarrow 110 \rightarrow 111 \rightarrow 000 ...$
- Counters are said to overflow when their sequence is complete
- Overflow causes counters to repeat a sequence of values over time

Types of Counters

- Two types of counters exist:
 - 1. Synchronous Counters
 - 2. Ripple Counters

Synchronous counters are triggered by a common clock Ripple counters use flip-flop output transitions to serve as the trigger source for other flip-flops

 For example, a 1 to 0 transition on flip-flop, triggers a toggling transition on flip-flop, 1

Ripple counters are not triggered by a common clock

Synchronous Counters

- In a synchronous counter, all flip flops are clocked by the same clock signal
 - They all change at the same time
- Synchronous counters can be cascaded to create larger counters that are also globally synchronous

Transition Table for 2-Bit Counter

Current State	Next State
00	01
01	10
10	11
11	00


	rent ate		ext ate
Q1	Q0		N0
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0


It is the truth table for the input forming logic...

It describes what the *next state* values are as a function of the *current state* (clock is assumed)

Implementation of 2-Bit Counter


Cui	rent	Next			
St	ate	St	ate		
Q1	Q0	N1	N0		
0	0	0	1		
0	1	1	0		
1	0	1	1		
1	1	0	0		







Example 2 - A Gray Code Counter

Q1 Q0	N1	N0
0 0	0	1
0 1	1	1
1 0	0	0
1 1	1	0








Example 3 - Not All Count Values Used

Desired count sequence = 00 - 01 - 11 - 00 ...

Q1 Q0	N1	N0
0 0	0	1
0 1		1
1 0	?	?
1 1	0	0


What should next state for 10 be?

Example 3 - Not All Count Values Used



Do the normal K-map minimization with don't cares

Counters With Alternative FF's



Counter Design Procedure

Introduction

The process is a special case of the general sequential circuit design procedure.

no decisions on state assignment or transitions current state is the output

Example:

3-bit Binary Upcounter

P	rese	ent	Next			
s	tate		9	state		
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	1	0	1	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	0	

Decide to implement with Toggle Flipflops

What inputs must be presented to the T FFs to get them to change to the desired state bit?

We need to use the T FF excitation table to translate the present/next state values to FF inputs

TFF Counter Design Using Augmented Transition Table

PARTY.	urre			Nex		TFF
	State)		State	9	Inputs
Q2	Q1	Q0	N2	N1	N0	T2 T1 T0
0	0	0	0	0	1	
0	0	1	0	1	0	
0	1	0	0	1	1	
0	1	1	1	0	0	
1	0	0	1	0	1	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	0	
100		ng th		~		
				1		

Next state values

Inputs to apply to achieve desired next state


TFF Counter Design Using Augmented Transition Table

C	urre	nt	Next			TFF						
	State	Э	,	State	Э	Inputs			Q_2		T2	
Q2	Q1	Q0	N2	N1	N0	T2	T1	T0	Q_1Q_0	0	1	
0	0	0	0	0	1	0	0	1	00			
0	0	1	0	1	0	0	1	1	01			
0	1	0	0	1	1	0	0	1	11	1	1	
0	1	1	1	0	0	1	1	1	10			
1	0	0	1	0	1	0	0	1				
1	0	1	1	1	0	0	1	1	To 1		1.00	
1	1	0	1	1	1	0	0	1	T2 =	PARTIES .	The Park	Ų
1	1	1	0	0	0	1	1	1	T1 = T0 =	A STEEL		
									10 =			
				1			7	1				
				/			4					

Next state values

Inputs to apply to achieve desired next state

TFF Counter Design



4-Bit Synchronous Binary Counter

Count enable b CK circuit. It can operate at +Cfrequency can be easily calculated. For high-speed digital design, synchronous To next stage

© 2002 Prontice Hall, Inc. M. Morris Vlano DIGITAL DESIGN, Se.

Fig. 6-12 4-Bit Synchronous Binary Counter

CLK

preferred.

NOTE:


This is a well-designed

high clock frequencies.

The maximum clock

binary counters are

JKFF Gray Code Counter Design



Inputs to apply to achieve desired next state


JKFF Gray Code Counter Design

Q2	Q1	Q0	N2	N1	N0	J2	K2	J1	K1	J0	K0	
0	0	0	0	0	1	0	Χ	0	X	1	X	
0	0	1	0	1	1	0	Х	1	X	X	0	J2 = Q1•Q0'
0	1	0	1	1	0	1	Χ	X	0	0	X	K2 = Q1'•Q0'
0	1	1	0	1	0	0	Χ	X	0	Х	1	J1 = Q2'●Q0
1	0	0	0	0	0	X	1	0	X	0	X	K1 = Q2•Q0
1	0	1	1	0	0	X	0	0	X	Χ	1	J0 = Q2•Q1 + Q2'•Q1' = K0'
1	1	0	1	1	1	X	0	X	0	1	X	$K0 = Q2' \bullet Q1 + Q2 \bullet Q1' = Q2 \oplus Q1$
1	1	1	1	0	1	X	0	X	1	X	0	

Next state values

Inputs to apply to achieve desired next state

Counters With Outputs



Outputs = f(CurrentState)

Counters With Outputs


Z=1 when count={0,3,6}

Q2	Q1	Q0	Z
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Z is called a *Moore* or *static* output.


It is a function only of the current state.

Combined Transition Table




(implement OFL with gates)

Counter With A Moore Output




An Incrementable Counter




Incrementable Counter Derivation

Doing the KMaps for this results in:

INC	Q1	Q0	N1	N0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	0



Incrementable Counter Behavior



The counter increments on the clock edge only when INC is asserted

Counters With More Inputs

	CLR	INC	Q1	Q0	N1	N0
	(0	0	0	0		
CLR = INC = 0	0	0	0	1		
No state transition	0	0	1	0	SID	
	0	0	1	1		
	0	1	0	0		
CLR = 0 INC = 1	0	1	0	1		
Counter Increments	10	1	1	0		
	0	1	1	1	40	
	(1	0	0	0	(S) (S)	
CLR = 1 INC = 0	1	0	0	1	u di	
Counter resets to '00'	1	0	1	0		
	1	0	1	1		
	(1	1	0	0		
CLR = 1 INC = 1	1	1	0	1		
What should it do?	1	1	1	0	OF REAL	
vvriat Sriouta 11 do?	1	1	1	1	uşi	

Counters With More Inputs

	CLR	INC	Q1	Q0	N1	N0
	(0	0	0	0	0	0
CLR = INC = 0	0	0	0	1	0	1
No state transition	10	0	13	0	1	0
	0	0	1	1	1	1
	0	1	0	0	0	1
CLR = 0 INC = 1	0	1	0	1	1	0
Counter Increments	10	1	1	0	1	1
	0	1	1	1	0	0
	(1	0	0	0	0	0
CLR = 1 INC = 0	1	0	0	1	0	0
Counter resets to '00'	1	0	1	0	0	0
	1	0	1	1	0	0
	(1	1	0	0	?	?
CLR = 1 INC = 1	1	1	0	1	?	?
What should it do?	1	1	1	0	?	?
vvnai snoula ii do?	1	1	1	1	?	?


Precedence of INC vs. CLR?

- 1. Could do nothing
- 2. Could give INC precedence
- 3. Could give CLR precedence
- 4. Assume INC=CLR=1 will never occur

You decide when you draw the transition table!

Case 1 - Do Nothing


CLR	INC	Q1	Q0	N1	N0
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0 1 1 0 1 1 0	0
0 0 0 0	0	1	1	1	1
0	1	0	0 1 0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1		0
1	0	0	0	0	0
1 1 1	0	0	1	0 0 0 0	0
	0	1	0	0	
1	0	1	1		0
1	1	0	0	0	0
1	1	0	1	0	1
1	1	1	0	1	0
1	1	1	1	1	1



```
N1 = CLR'•INC•Q1'•Q0 +
CLR'•INC'•Q1 +
CLR•INC•Q1 +
INC•Q1•Q0'
```


Case 2 - Give INC Precedence

CLR	INC	Q1	Q0	N1	N0
0	0	0	0	0	0
0	0	0	0 1 0 1 0 1 0 1 0 1	0 0 1 1 0 1 1 0 0 0 0	0 1 0 1 1 0 1
0	0	1	0	1	0
0	0		1	1	1
0	1	0	0	0	1
0 0 0 0 0 0 0 1 1 1	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0 0 0
1	0	0	1	0	0
1	0	0 1 1	0	0	0
1	0		1	0	0
1	1	0	0	0	1
1 1 1 1	1	0	0 1 0	1	0 1 0
1	1	1	0	1	1
11	1	1	1	0	0



Case 3 - Give CLR Precedence


CLR	INC	Q1	Q0	N1	N0
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0 1 0	0 1 1 0 1 1 0 0 0 0 0	0
0 0 0 0 1 1 1	0	1	1	1	1
0	1	0	0 1 0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1		0	1	0	
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0



```
N1 = CLR'•INC•Q1'•Q0 + CLR'•INC'•Q1 + CLR'•Q1•Q0'
```

Case 4 – Assume INC=CLR=1 Will Never Occur


CLR	INC	Q1	Q0	N1	N0
0	0	0	0	0	0
0	0	0	0 1 0 1	0	1
0	0	1	0	1	0
0	0	1	1	1 0	1
0	1	0	0	0	1
0	1	0	1	1	0
0 0 0	1	1	0	1	1
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0		0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	X	X
1	1	0		1 0 0 0 0 0 X X X	0 X X X
1	1	1	0	X	X
1	1	1	1	X	X



What happens in the real circuit when INC=CLR=1?

It depends on the final equations...

4-Bit Up-Down Binary Counter




© 2002 Prontice Hall, Inc. M. Morris Vlono DIGITAL DESIGN, Se.


NOTE:

AND gate.

priority. If Up is


4-Bit Binary Counter with Parallel Load





© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3c.

A common 4-bit counter



74163 Synchronous

4-Bit Upcounter

Synchronous Load and Clear Inputs

Positive Edge Triggered FFs


Parallel Load Data from D, C, B, A

P, T Enable Inputs: both must be asserted to enable counting

RCO: asserted when counter enters its highest state 1111, used for cascading counters "Ripple Carry Output"

74161: similar in function, asynchronous load and reset

74163 Detailed Timing Diagram




Self-Starting Counters

Start-Up States


At power-up, counter may be in any possible state
Designer must guarantee that it (eventually) enters a valid state
Especially a problem for counters that validly use a subset of states

Self-Starting Solution:


Design counter so that even the invalid states eventually transition to valid state




Two Self-Starting State Transition Diagrams



© 2002 Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3c.



© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3c.



(a) Four-stage switch-tail ring counter


Sequence	Flip-flop outputs				AND gate required		
number	\overline{A}	В	С	E	for output		
1	0	0	0	0	A'E'		
2	1	0	0	0	AB'		
3	1	1	0	0	BC'		
4	1	1	1	0	CE'		
5	1	1	1	1	AE		
6	0	1	1	1	A'B		
7	0	0	1	1	B'C		
8	0	0	0	1	C'E		

(b) Count sequence and required decoding


Fig. 6-18 Construction of a Johnson Counter

© 2002 Prentice Hall, Inc. M. Morris Mano DIGITAL DESIGN, 3c.


Twisted Ring (Johnson, Mobius) Counter




Ring Counter



4-Bit Binary Ripple Counter





© 2002 Prentice Hall, Inc.

M. Morris Mano


(a) With T flip-flops

(b) With D flip-flops


Fig. 6-8 4-Bit Binary Ripple Counter

BCD Ripple Counter

- It is possible to build counters that go through any fixed sequence of binary numbers
- For example, a BCD ripple counter can be specified by the following state diagram:



4-Bit BCD Ripple Counter



12-Bit BCD Counter




Fig. 6-11 Block Diagram of a Three-Decade Decimal BCD Counter


Mod-N Counters

- Generally we are interested in counters that count up to specific count values
 - Not just powers of 2
- A mod-N counter has N states
 - Counts from 0 to N-1 then rolls over Requires $\log_2 N$ flip flops
- For example...
 - A 4-bit binary counter is a mod-16 counter
 - A counter that counts from 0-9 is a mod-10 counter

A Mod-4 Counter

A.K.A. 2-bit counter


CLR	INC	Q1	Q0	N1	N0
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	1	1
0	1	1	1	0	0
1		F 1-	шер	0	0




A Mod-4 Counter With Rollover Signal

CLR	INC	Q1	Q0	N1	N0	RO
0	0	0	0	0	0	0
0	0	0	1	0	1	0
0	0	1	0	1	0	0
0	0	1	1	1	1	0
0	1	0	0	0	1	0
0	1	0	1	1	0	0
0	1	1	0	1	1	0
0	1	1	1	0	0	1
1			-	0	0	0


The ROLL signal is used to tell other circuitry that the counter is rolling over to all 0's.





A Mod-4 Counter




We could make a mod-4 counter from the block shown in red.











Assume that the second timer is already at the terminal count.















It looks like the inc signal ripples from counter to counter. How is this different from the ripple counter examples?


A Mod-4 Counter

With consolidated rollover logic




A good mod-4 counter includes the logic within the red block.

A Mod-4 Counter



Cascading two Mod-4 Counters




...

Increment higher digit's counter when lower digit's counter is rolling over digit0 dout clr clr MOD4 inc inc


Three-digit Mod-4 Counter

- Can combine any counters that have a rollover signal to make larger counters
 - Combine two 16-bit counters to make a 32-bit counter
 - Combine three mod-4 counters to make a three-digit mod-4 counter




BCD Counter


- Combine to create non-binary counters
 - BCD counter




D Flip Flop with Asynchronous Clear and Clock Enable




Mod-4 Counter



Cascaded Synchronous Counter





Hybrid Counters

- Can combine different kinds of mod counters
 - Combine an 8-bit counter with a 16-bit counter to create a 24-bit counter
 - Combine mod-24 and mod-60 counters to create a digital H:M:S clock

