



# SEQUENTIAL LOGIC CIRCUIT DESIGN

# Sequential Circuits

## ★ Asynchronous




## ★ Synchronous



# Latches

## ★ SR Latch




$S$	$R$	$Q_0$	$Q$	$Q'$
0	0	0	0	1

$$Q = Q_0$$

Initial Value

# Latches

## ★ SR Latch




$S$	$R$	$Q_0$	$Q$	$Q'$
0	0	0	0	1
0	0	1	1	0

$Q = Q_0$   
 $Q = Q_0$

# Latches

## ★ SR Latch




$S$	$R$	$Q_0$	$Q$	$Q'$
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1

}  $Q = Q_0$   
 $Q = 0$

# Latches

## ★ SR Latch



$S$	$R$	$Q_0$	$Q$	$Q'$
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1


}  $Q = Q_0$

$Q = 0$

$Q = 0$

# Latches


## ★ SR Latch



$S$	$R$	$Q_0$	$Q$	$Q'$	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	$Q = 1$

# Latches

## ★ SR Latch




$S$	$R$	$Q_0$	$Q$	$Q'$	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	$Q = 1$
1	0	1	1	0	$Q = 1$



# Latches


## ★ SR Latch



$S$	$R$	$Q_0$	$Q$	$Q'$	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	} $Q = 1$
1	0	1	1	0	
1	1	0	0	0	} $Q = Q'$

# Latches


## ★ SR Latch



$S$	$R$	$Q_0$	$Q$	$Q'$	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	} $Q = 1$
1	0	1	1	0	
1	1	0	0	0	$Q = Q'$
1	1	1	0	0	$Q = Q'$

# Latches

## ★ SR Latch




$S$	$R$	$Q$
0	0	$Q_0$
0	1	0
1	0	1
1	1	$Q=Q'=0$

No change

Reset

Set

Invalid



$S$	$R$	$Q$
0	0	$Q=Q'=1$
0	1	1
1	0	0
1	1	$Q_0$

Invalid


Set

Reset

No change

# Latches

## ★ SR Latch




$S$	$R$	$Q$
0	0	$Q_0$
0	1	0
1	0	1
1	1	$Q=Q'=0$

No change

Reset

Set

Invalid



$S'$	$R'$	$Q$
0	0	$Q=Q'=1$
0	1	1
1	0	0
1	1	$Q_0$

Invalid



Set

Reset

No change

# Controlled Latches

## ★ SR Latch with Control Input



$C$	$S$	$R$	$Q$
0	x	x	$Q_0$
1	0	0	$Q_0$
1	0	1	0
1	1	0	1
1	1	1	$Q=Q'$

No change

No change


Reset

Set

Invalid

# Controlled Latches

## ★ D Latch ( $D = \text{Data}$ )




$C$	$D$	$Q$
0	x	$Q_0$
1	0	0
1	1	1

No change

Reset


Set

## Timing Diagram



# Controlled Latches

## ★ *D* Latch (*D* = *Data*)




<i>C</i>	<i>D</i>	<i>Q</i>
0	x	$Q_0$
1	0	0
1	1	1

No change

Reset

Set


## Timing Diagram



*Output may change*

# Flip-Flops

- ★ Controlled latches are level-triggered




- ★ Flip-Flops are edge-triggered







# Flip-Flops

## ★ Master-Slave *D* Flip-Flop




# Flip-Flops

## ★ Edge-Triggered $D$ Flip-Flop




*Positive  
Edge*




*Negative Edge*

# Flip-Flops

## ★ JK Flip-Flop





$$D = JQ' + K'Q$$




# Flip-Flops

## ★ *T* Flip-Flop




$$D = JQ' + K'Q$$

$$D = TQ' + T'Q = T \oplus Q$$




# Flip-Flop Characteristic Tables




$D$	$Q(t+1)$
0	0
1	1

Reset  
Set



$J$	$K$	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$


No change  
Reset  
Set  
Toggle



$T$	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$


No change  
Toggle

# Flip-Flop Characteristic Equations




$D$	$Q(t+1)$
0	0
1	1

$$Q(t+1) = D$$



$J$	$K$	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$

$$Q(t+1) = JQ' + K'Q$$




$T$	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

$$Q(t+1) = T \oplus Q$$

# Flip-Flop Characteristic Equations

## ★ Analysis / Derivation




$J$	$K$	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

} No change

# Flip-Flop Characteristic Equations

## ★ Analysis / Derivation



$J$	$K$	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	
1	0	1	
1	1	0	
1	1	1	


} No change

} Reset



# Flip-Flop Characteristic Equations


## ★ Analysis / Derivation



$J$	$K$	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0		
1	1	1		

# Flip-Flop Characteristic Equations


## ★ Analysis / Derivation



$J$	$K$	$Q(t)$	$Q(t+1)$	
0	0	0	0	} No change
0	0	1	1	
0	1	0	0	} Reset
0	1	1	0	
1	0	0	1	} Set
1	0	1	1	
1	1	0	1	} Toggle
1	1	1	0	

# Flip-Flop Characteristic Equations

## ★ Analysis / Derivation




$J$	$K$	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

		$K$	
$J$	0	1	
	0	1	0
1	1	1	0
			1
		$Q$	

$$Q(t+1) = JQ' + K'Q$$

# Flip-Flops with Direct Inputs


## ★ Asynchronous Reset



$R'$	$D$	$CLK$	$Q(t+1)$
0	x	x	0

# Flip-Flops with Direct Inputs


## ★ Asynchronous Reset



$R'$	$D$	$CLK$	$Q(t+1)$
0	x	x	0
1	0	↑	0
1	1	↑	1

# Flip-Flops with Direct Inputs


## ★ Asynchronous Preset and Clear



$PR'$	$CLR'$	$D$	$CLK$	$Q(t+1)$
1	0	x	x	0

# Flip-Flops with Direct Inputs


## ★ Asynchronous Preset and Clear



$PR'$	$CLR'$	$D$	$CLK$	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1

# Flip-Flops with Direct Inputs

## ★ Asynchronous Preset and Clear



$PR'$	$CLR'$	$D$	$CLK$	$Q(t+1)$
1	0	x	x	0
0	1	x	x	1
1	1	0	↑	0
1	1	1	↑	1




# Analysis of Clocked Sequential Circuits

## ★ The State

- State = Values of all Flip-Flops

Example

$A B = 0 0$




# Analysis of Clocked Sequential Circuits

## ★ State Equations

$$\begin{aligned} A(t+1) &= D_A \\ &= A(t) x(t) + B(t) x(t) \\ &= A x + B x \end{aligned}$$

$$\begin{aligned} B(t+1) &= D_B \\ &= A'(t) x(t) \\ &= A' x \end{aligned}$$


$$\begin{aligned} y(t) &= [A(t) + B(t)] x'(t) \\ &= (A + B) x' \end{aligned}$$



# Analysis of Clocked Sequential Circuits

## ★ State Table (Transition Table)

Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0



$$\mathbf{A}(t+1) = \mathbf{A} \mathbf{x} + \mathbf{B} \mathbf{x}$$

$$\mathbf{B}(t+1) = \mathbf{A}' \mathbf{x}$$


$$\mathbf{y}(t) = (\mathbf{A} + \mathbf{B}) \mathbf{x}'$$

# Analysis of Clocked Sequential Circuits

## ★ State Table (Transition Table)

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$A \ B$	$A \ B$	$A \ B$	$y$	$y$
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

$t$ 
 $t+1$ 
 $t$




$$A(t+1) = A x + B x$$

$$B(t+1) = A' x$$


$$y(t) = (A + B) x'$$

# Analysis of Clocked Sequential Circuits

## ★ State Diagram



Present State	Next State		Output	
	<i>x</i> = 0	<i>x</i> = 1	<i>x</i> = 0	<i>x</i> = 1
<i>A B</i>	<i>A B</i>	<i>A B</i>	<i>y</i>	<i>y</i>
<b>0 0</b>	<b>0 0</b>	<b>0 1</b>	<b>0</b>	<b>0</b>
<b>0 1</b>	<b>0 0</b>	<b>1 1</b>	<b>1</b>	<b>0</b>
<b>1 0</b>	<b>0 0</b>	<b>1 0</b>	<b>1</b>	<b>0</b>
<b>1 1</b>	<b>0 0</b>	<b>1 0</b>	<b>1</b>	<b>0</b>




# Analysis of Clocked Sequential Circuits


## ★ D Flip-Flops

*Example:*

Present State	Input		Next State
$A$	$x$	$y$	$A$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



$$A(t+1) = D_A = A \oplus x \oplus y$$




# Analysis of Clocked Sequential Circuits

## ★ JK Flip-Flops

*Example:*

Present State		I/P	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J<sub>A</sub></i>	<i>K<sub>A</sub></i>	<i>J<sub>B</sub></i>	<i>K<sub>B</sub></i>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0



$$J_A = B$$

$$K_A = B x'$$

$$J_B = x'$$

$$K_B = A \oplus x$$

$$\begin{aligned} \mathbf{A}(t+1) &= \mathbf{J}_A \mathbf{Q}'_A + \mathbf{K}'_A \mathbf{Q}_A \\ &= \mathbf{A}'\mathbf{B} + \mathbf{A}\mathbf{B}' + \mathbf{A}\mathbf{x} \end{aligned}$$


$$\begin{aligned}\mathbf{B}(t+1) &= \mathbf{J}_B \mathbf{Q}'_B + \mathbf{K}'_B \mathbf{Q}_B \\ &= \mathbf{B}'\mathbf{x}' + \mathbf{A}\mathbf{B}\mathbf{x} + \mathbf{A}'\mathbf{B}\mathbf{x}'\end{aligned}$$

# Analysis of Clocked Sequential Circuits

## ★ JK Flip-Flops

*Example:*

Present State		I/P	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J<sub>A</sub></i>	<i>K<sub>A</sub></i>	<i>J<sub>B</sub></i>	<i>K<sub>B</sub></i>
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0






# Analysis of Clocked Sequential Circuits

## ★ T Flip-Flops

*Example:*

Present State		I/P	Next State		F.F Inputs		O/P
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T<sub>A</sub></i>	<i>T<sub>B</sub></i>	<i>y</i>
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



$$T_A = Bx \quad T_B = x$$

$$y = AB$$

$$\begin{aligned} A(t+1) &= T_A Q'_A + T'_A Q_A \\ &= AB' + Ax' + A'Bx \end{aligned}$$


$$\begin{aligned} B(t+1) &= T_B Q'_B + T'_B Q_B \\ &= x \oplus B \end{aligned}$$

# Analysis of Clocked Sequential Circuits

## ★ T Flip-Flops

*Example:*

Present State		I/P	Next State		F.F Inputs		O/P
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>T<sub>A</sub></i>	<i>T<sub>B</sub></i>	<i>y</i>
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	0
0	1	0	0	1	0	0	0
0	1	1	1	0	1	1	0
1	0	0	1	0	0	0	0
1	0	1	1	1	0	1	0
1	1	0	1	1	0	0	1
1	1	1	0	0	1	1	1



# Mealy and Moore Models

★ **The Mealy model:** the outputs are functions of both the present state and inputs (Fig. 5-15).

- The outputs may change if the inputs change during the clock pulse period.
  - ◆ The outputs may have momentary false values unless the inputs are synchronized with the clocks.

★ **The Moore model:** the outputs are functions of the present state only (Fig. 5-20).

- The outputs are synchronous with the clocks.

# Mealy and Moore Models




Fig. 5.21 Block diagram of Mealy and Moore state machine

# Mealy and Moore Models

## Mealy

Present State		I/P	Next State		O/P
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

For the same **state**,  
the **output changes** with the **input**


## Moore

Present State		I/P	Next State		O/P
A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

For the same **state**,  
the **output does not change** with the **input**

# Moore State Diagram

State / Output



# State Reduction and Assignment

## ★ State Reduction Reductions on the number of flip-flops and the number of gates.

- A reduction in the number of states may result in a reduction in the number of flip-flops.
- An example state diagram showing in Fig. 5.25.




Fig. 5.25 State diagram

# State Reduction

State: a a b c d e f f g f g a  
Input: 0 1 0 1 0 1 1 0 1 0 0  
Output: 0 0 0 0 0 1 1 0 1 0 0

- Only the input-output sequences are important.
- Two circuits are **equivalent**
  - ◆ Have identical outputs for all input sequences;
  - ◆ The number of states is not important.




Fig. 5.25 State diagram




## ★ Equivalent states

- Two states are said to be equivalent
  - ◆ For each member of the set of inputs, they give exactly the same output and send the circuit to the same state or to an equivalent state.

**Table 5.6**  
*State Table*

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1



## ★ Reducing the state table

- $e = g$  (remove  $g$ );
- $d = f$  (remove  $f$ );

**Table 5.7**

*Reducing the State Table*

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$a$	$a$	$b$	0	0
$b$	$c$	$d$	0	0
$c$	$a$	$d$	0	0
$d$	$e$	$f$	0	1
$e$	$a$	$f$	0	1
$f$	$e$	$f$	0	1

- The reduced finite state machine

**Table 5.8**  
*Reduced State Table*

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1

State: a a b c d e d d e d e a

Input: 0 1 0 1 0 1 1 0 1 0 0

Output 0 0 0 0 0 1 1 0 1 0 0  
:

- The unused states are treated as don't-care condition  $\Rightarrow$  fewer combinational gates.

**Table 5.8**  
*Reduced State Table*

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>d</i>	0	1
<i>e</i>	<i>a</i>	<i>d</i>	0	1




Fig. 5.26 Reduced State diagram

# State Assignment

## ★ State Assignment

## ★ To minimize the cost of the combinational circuits.

- Three possible binary state assignments. ( $m$  states need  $n$ -bits, where  $2^n > m$ )

**Table 5.9**

*Three Possible Binary State Assignments*

State	Assignment 1, Binary	Assignment 2, Gray Code	Assignment 3, One-Hot
<i>a</i>	000	000	00001
<i>b</i>	001	001	00010
<i>c</i>	010	011	00100
<i>d</i>	011	010	01000
<i>e</i>	100	110	10000

- Any binary number assignment is satisfactory as long as each state is assigned a unique number.
- Use binary assignment 1.

**Table 5.10**

*Reduced State Table with Binary Assignment 1*

Present State	Next State		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1

# Design Procedure



## ★ Design Procedure for sequential circuit

- The word description of the circuit behavior to get a state diagram;
- State reduction if necessary;
- Assign binary values to the states;
- Obtain the binary-coded state table;
- Choose the type of flip-flops;
- Derive the simplified flip-flop input equations and output equations;
- Draw the logic diagram;

# Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's



State	<i>A</i>	<i>B</i>
$S_0$	0	0
$S_1$	0	1
$S_2$	1	0
$S_3$	1	1




# Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's

Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1




# Design of Clocked Sequential Circuits

★ *Example:*

Detect 3 or more consecutive 1's

Present State		Input	Next State		Output
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1



Synthesis using *D* Flip-Flops

$$A(t+1) = D_A(A, B, x) \\ = \sum (3, 5, 7)$$

$$B(t+1) = D_B(A, B, x) \\ = \sum (1, 5, 7)$$


$$y(A, B, x) = \sum (6, 7)$$

# Design of Clocked Sequential Circuits with D F.F.

★ *Example:*

Detect 3 or more consecutive 1's

Synthesis using *D* Flip-Flops



$$D_A(A, B, x) = \sum (3, 5, 7) \\ = Ax + Bx$$

				$B$	
		0	0	1	0
$A$		0	1	1	0
				$x$	

$$D_B(A, B, x) = \sum (1, 5, 7) \\ = Ax + B'x$$

				$B$	
		0	1	0	0
$A$		0	1	1	0
				$x$	

$$y(A, B, x) = \sum (6, 7) \\ = AB$$


				$B$	
		0	0	0	0
$A$		0	0	1	1
			$x$		

# Design of Clocked Sequential Circuits with *D* F.F.

★ *Example:*

## Detect 3 or more consecutive 1's


## Synthesis using *D* Flip-Flops



$$D_A = A x + B x$$

$$D_B = A x + B' x$$


$$\mathbf{y} = \mathbf{A} \mathbf{B}$$



# Flip-Flop Excitation Tables

Present State	Next State	F.F. Input
$Q(t)$	$Q(t+1)$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

Present State	Next State	F.F. Input	
$Q(t)$	$Q(t+1)$	$J$	$K$
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0




$Q(t)$	$Q(t+1)$	$T$
0	0	0
0	1	1
1	0	1
1	1	0

# Design of Clocked Sequential Circuits with *JK* F.F.

★ *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		Flip-Flop Inputs			
<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J<sub>A</sub></i>	<i>K<sub>A</sub></i>	<i>J<sub>B</sub></i>	<i>K<sub>B</sub></i>
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	0	0	0	x	x	1
0	1	1	1	0	1	x	x	1
1	0	0	0	0	x	1	0	x
1	0	1	1	1	x	0	1	x
1	1	0	0	0	x	1	x	1
1	1	1	1	1	x	0	x	0

Synthesis using *JK* F.F.

$$J_A(A, B, x) = \sum (3)$$

$$d_{JA}(A, B, x) = \sum (4, 5, 6, 7)$$

$$K_A(A, B, x) = \sum (4, 6)$$

$$d_{KA}(A, B, x) = \sum (0, 1, 2, 3)$$

$$J_B(A, B, x) = \sum (1, 5)$$

$$d_{JB}(A, B, x) = \sum (2, 3, 6, 7)$$

$$K_B(A, B, x) = \sum (2, 3, 6)$$

$$d_{KB}(A, B, x) = \sum (0, 1, 4, 5)_{62}$$

# Design of Clocked Sequential Circuits with *JK* F.F.




★ *Example:*

Detect 3 or more consecutive 1's

Synthesis using *JK* Flip-Flops

$$J_A = Bx \quad K_A = x'$$


$$J_B = x \quad K_B = A' + x'$$



# Design of Clocked Sequential Circuits with $T$ F.F.

★ *Example:*

Detect 3 or more consecutive 1's



Present State		Input	Next State		F.F. Input	
$A$	$B$	$x$	$A$	$B$	$T_A$	$T_B$
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	1	1
1	0	0	0	0	1	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	1	1	1	0	0

Synthesis using  $T$  Flip-Flops

$$T_A(A, B, x) = \sum (3, 4, 6)$$

$$T_B(A, B, x) = \sum (1, 2, 3, 5, 6)$$



# Design of Clocked Sequential Circuits with $T$ F.F.

★ *Example:*

## Detect 3 or more consecutive 1's

## Synthesis using $T$ Flip-Flops

$$T_A = A x' + A' B x$$

$$T_B = A' B + B \oplus x$$

