

MEMORY INTERFACING IN 8085

Introduction: Memory interfacing in 8085 means connecting external memory (RAM/ROM) with the microprocessor so that it can store instructions, data and results.

8085 Memory Organization:

- 8085 has 16-bit address bus.
- It can address $2^{16} = 65536 = 64 \text{ KB}$ memory locations.
- Memory is byte organized.
- Lower 8-bit (AD_7-AD_0) are multiplexed address/data bus.

Required Signals:

- Address bus: $A_0 - A_{15}$ (16 lines)
- Data bus: $D_0 - D_7$ (8 lines)
- Control signals:
 - $\overline{RD}$ → Read signal (from 8085)
 - $\overline{WR}$ → Write signal (from 8085)
 - $\overline{IO/\overline{M}}$ → 0 for memory operation (1 for I/O operation)
 - ALE → Address Latch Enable (used for demultiplexing AD_0-AD_7)


Types of Memory Interfacing:

- RAM Interfacing – Both Read and Write operations.
- ROM Interfacing – Only Read operation.

Address Decoding Methods:

- Full (Absolute) Decoding – Uses all higher address lines. Each memory has unique address.
- Partial Decoding – Uses some higher address lines. Simpler but may cause address overlap.

Basic Interfacing Block Diagram:



Working:

- 8085 places 16-bit address on the address bus.
- Higher address lines ($A_{15}-A_8$) are decoded by decoder.
- Decoder selects the required memory chip by making its $\overline{CS}$ active (low).
- Lower address lines (A_7-A_0) are latched using 74LS373 when $ALE = 1$.
- For Read operation → $\overline{RD} = 0$, data is read from memory. For Write operation → $\overline{WR} = 0$, data is written into memory.


Key Points:

- 8085 can address 64 KB memory.
- AD_0-AD_7 are multiplexed, demultiplexed using ALE and latch.
- Proper decoding ensures that only one memory chip is selected at a time.
- $\overline{RD}$ and $\overline{WR}$ control the data transfer.

PROGRAMMABLE INTERVAL TIMER (8253/8254)

The 8253 (8254) is a programmable interval timer. It is used to generate accurate time delays, square waves and to count external events.

Block Diagram:



Pin Description:

- $D_0 - D_7$: Bidirectional data bus.
- $A_0 - A_1$: Address inputs to select counter or control word.
- $\overline{RD}$: Read strobe (active low).
- $\overline{WR}$: Write strobe (active low).
- $\overline{CS}$: Chip select (active low).
- CLK 0,1,2 : Clock inputs for counter 0, 1 and 2.
- OUT 0,1,2 : Outputs of counter 0, 1 and 2.

Modes of Operation (0 to 5):

Mode	Function	Mode	Function
0	Interrupt on terminal count	3	Square wave generator
1	Hardware retriggerable one-shot	4	Software triggered strobe
2	Rate generator	5	Hardware triggered strobe

Internal Organization:

- It contains three independent 16-bit counters (Counter 0, Counter 1, Counter 2).
- Each counter can be programmed by the control word register.
- The data bus buffer isolates the internal bus from the system data bus.
- Read/Write logic, with A_0 and A_1 , selects either a counter or the control word register.

FUNCTIONING:

- A control word is written into the control word register to set the mode (0-5), read/write format and which counter is to be used.
- The count value (16-bit) is written into the selected counter.
- The counter starts counting on the incoming clock pulses; if the gate input is active.
- When the count reaches zero, the output (OUT) changes state (depending on the mode) and the counter either stops or reloads automatically.

FEATURES:


- Three independent 16-bit counters.
- Six programmable modes (0 to 5).
- Binary counting (up to 65536).
- Can generate time delay, square waves, rate generator, event counter etc.
- 8254 is an advanced version of 8253 (operates at higher clock frequency).

APPLICATIONS: Time delay generation, Frequency division, Event counting, Digital clock, Data acquisition systems, etc.

8051 MICROCONTROLLER

TIMING DIAGRAM

The 8051 uses a crystal oscillator. One machine cycle consists of 12 oscillator periods.



STATES OF MACHINE CYCLE

- $S1$ (T1): The two-state address is placed on Port 0.
- $S2$ (T2): The high-order address is placed on Port 2.
- $S3$ (T3): The actual read or write operation takes place.
- $S4$ (T4): Data is valid (for read) or data is written (for write).
- $S5$ (T5): The signals return to inactive state.
- $S6$ (T6): The bus is free for next operation.


Note: $T =$ Time period of one oscillator cycle.
One machine cycle = 12T.

EXECUTION CYCLES OF 8051

8051 performs all operations by executing instructions. Each instruction takes one or more machine cycles. The main execution cycles are:


1. FETCH CYCLE

Used to fetch opcode from program memory.




2. MEMORY READ CYCLE

Used when data is read from internal or external data memory.



3. MEMORY WRITE CYCLE

Used when data is written to internal or external data memory.



4. INTERRUPT ACKNOWLEDGE CYCLE


Used when CPU acknowledges an interrupt request.



IMPORTANT POINTS

- Each machine cycle = 12 oscillator periods.
- Each state = 2 oscillator periods.
- All instructions are executed by one or more machine cycles.
- Timing depends on the crystal frequency.

MICROPROCESSOR 8085 - BLOCK DIAGRAM AND EXPLANATION



8085 PROGRAM TO ADD TWO BYTES

PROBLEM :

Write an 8085 program to add two 8-bit numbers (bytes) and store the result.

ASSUMPTION :

Let the two bytes are stored in memory locations 2000H and 2001H. The result (sum) will be stored in 2002H.


PROGRAM :

Address	Label	Instruction	Comment
8000H		LXI H, 2000H	HL ← 2000H
8003H		MVI A, M	A ← [2000H] (First byte)
8004H		INX H	HL ← HL + 1 (HL = 2001H)
8005H		ADD M	A ← A + [2001H] (Add second byte)
8006H		INX H	HL ← HL + 1 (HL = 2002H)
8007H		MOV M, A	Store result in [2002H]
8008H		HLT	Stop

EXPLANATION :

- LXI H, 2000H → Load address of first byte in HL pair.
- MVI A, M → Load first byte into accumulator A.
- INX H → Point HL to second byte.
- ADD M → Add second byte to A.
- INX H → Point HL to next location for result.
- MOV M, A → Store the sum in memory.
- HLT → Stop the program.

FLOWCHART :



NOTE :


- ADD instruction adds the memory byte to accumulator A.
- Result is stored in 2002H.

8085 INSTRUCTION SET : STACK AND MACHINE CONTROL GROUPS

STACK GROUP

These instructions are used to store the contents of register or Program Counter in the stack and to retrieve the data from stack.

Instruction	Mnemonic	Operation	Bytes	Cycles
Push register pair	PUSH rp	SP ← SP - 2 (R5B) → (SP + 1) (L5B) → (SP)	1	11
Pop register pair	POP rp	(SP) → (R5B) (SP + 1) → (R5B) SP ← SP + 2	1	10
Push PSW	PUSH PSW	Push Accumulator and Flags in stack	1	11
Pop PSW	POP PSW	Pop data from stack into Accumulator and Flags	1	10
Exchange top of stack with HL	XTHL	(SP) ↔ L (SP + 1) ↔ H	1	18
Exchange top of stack with DE	XCHG	H ↔ D L ↔ E	1	4
Load SP to HL	SPHL	(SP) → L (SP + 1) → H	1	5
Load HL to SP	PCHL	H → (SP + 1) L → (SP)	1	5



MACHINE CONTROL GROUP

These instructions are used to control the sequence of program execution and to control interrupts.

Instruction	Mnemonic	Operation	Bytes	Cycles
No Operation	NOP	No operation is performed	1	4
Halt	HLT	Processor is halted until an interrupt or reset occurs	1	7
Stop	STC	Processor is stopped. It can be restarted only by reset	1	4
Enable Interrupts	EI	Enables all maskable interrupts (IE flip-flop = 1)	1	4
Disable Interrupts	DI	Disables all maskable interrupts (IE flip-flop = 0)	1	4
Restart n	RST n	Call subroutine at fixed memory location n = 8 (n = 0 to 7)	1	11
Return	RET	Return from subroutine. PC ← (SP), SP ← SP + 1 PC ← (SP), SP ← SP + 1	1	10
Return from Interrupt	RIM	Read interrupt mask and status into Accumulator	1	10
Set Interrupt Mask	SIM	Set interrupt mask (IMR) and control serial output and interrupts	1	10

RST n	VECTOR ADDRESS
0	0000H
1	0008H
2	0010H
3	0018H
4	0020H
5	0028H
6	0030H
7	0038H

Note: 1. All instructions are 1 byte except where specified.
2. Cycles shown are for 8085.


RIM (Read Interrupt Mask)

FUNCTION :

RIM copies the contents of the Interrupt Mask Register (IMR) and the pin status of the 8085 into the Accumulator (A).

OPERATION :

After execution of RIM instruction, the Accumulator is loaded as shown below.



- SID** : Serial input data (from pin P3.7)
- SOD** : Serial output data (to pin P3.7)
- R51, R50** : Serial port control bits
- P2.7, P2.6, P2.5** : Status of interrupt request pins
- P2.7 → RI** (Serial Port Interrupt)
- P2.6 → TI** (Serial Port Interrupt)
- P2.5 → IEO** (External Interrupt 0)

NOTE: RIM does not affect any flag.

SUMMARY

- RIM → Reads the status of serial port and interrupt pins into Accumulator.
- SIM → Set/controls interrupt masks and serial port operation from Accumulator.

8085 INSTRUCTIONS : RIM AND SIM


SIM (Set Interrupt Mask)

FUNCTION :

SIM loads the Accumulator contents into the Interrupt Mask Register (IMR) and also controls the Serial Port and interrupts.

OPERATION :

The Accumulator is arranged as shown below before executing SIM instruction.



- SOD** : Data to be sent on serial port pin P3.7.
- SDE** : Serial Data Enable.
- R7.5** : Enables serial port transmission of SOD.
- R7.5** : Reset flag for external interrupt 7.5.
- M5.5** : Mask Set Enable.
- M6.5** : Mask Set Enable.
- M7.5, M6.5, M5.5** : Mask bits for external interrupts 7.5, 6.5 and 5.5.
- M7.5, M6.5, M5.5** : Mask (Disable) the interrupt.
- 0** = Unmask (Enable) the interrupt.


NOTE: Both instructions do not affect any flag.

- Both are single byte instructions and take 1 machine cycle.

PROGRAMMABLE INTERRUPT CONTROLLER 8259A

The 8259A is a programmable interrupt controller used to manage multiple interrupt requests for the microprocessor. It can handle 8 interrupt inputs and has several operating modes.

BLOCK DIAGRAM



ORGANIZATION (MAIN BLOCKS)

- Interrupt Request Register (IRR)** : Stores all incoming interrupt requests.
- Priority Register (PR)** : Determines the highest priority request.
- Interrupt Service Register (ISR)** : Keeps track of interrupts currently being serviced.
- Interrupt Mask Register (IMR)** : Masks (disables) selected interrupt lines.
- Control Logic** : Manages the internal operations of the controller.
- Data Bus Buffer** : Buffers data between the controller and the CPU.
- Control Buffer/Comparator** : Used in buffered or cascade systems.

WORKING

- When any device requests an interrupt through IR0-IR7, the request is latched in the Interrupt Request Register (IRR).
- The Priority Register checks the priority of all pending requests and selects the highest priority request that is not masked in IMR.
- The selected request is moved from IRR to ISR and an interrupt signal (INT) is sent to the CPU.
- CPU responds with an interrupt acknowledge pulse (INTA).
- On INTA, the 8259A places the interrupt type (vector) on the data bus.
- The CPU acknowledges the interrupt by sending an interrupt (EOI) signal to the 8259A.
- After receiving EOI, the 8259A clears the interrupt bit in ISR.
- New requests can then be serviced.

PRIORITY STRUCTURE (DEFAULT)

Input Priority	Priority	Input Priority	Priority	Input Priority	Priority	Input Priority	Priority
IR0	1	IR1	2	IR2	3	IR3	4
IR4	5	IR5	6	IR6	7	IR7	8

NOTES ON OPERATION

- Fully Masked Mode
- Automatic EOI Mode
- Special Mask Mode
- Special Fully Masked Mode
- Buffered Mode