

HLS for Hand-Written Digit Recognition

Group Number: 26

Group member	Roll Number		
Rupnarayan Kumar	234101046		
Sunny Priyadarshi	234101051		
Manish Karmakar	234101028		
Mukesh Barpete	234101030		
Kumar Sanu	234101025		

Guided By: Dr. Chandan Karfa Allocated TA: Manoj Choudhary

1.Description of the model : -

Task: - This model trains a convolutional neural network (CNN) using the MNIST dataset for handwritten digit recognition.

Dataset :- MNIST training dataset, consisting of 60,000 grayscale images of handwritten digits.

Layer Description: -

- <u>Input Layer:</u> The model takes grayscale images of size 28x28 pixels as input.
- <u>Convolutional Layers :-</u> The convolutional layer has 16 filters of size 3x3, using the ReLU activation function. In the convolutional layer:

(3*3*1+1)*16 = 160 parameters.

- <u>Pooling Layer: -</u> A max-pooling layer with a pool size of 2x2 follows the convolutional layer. Here no parameters.
- <u>Flatten Layer</u>:- Flattens the output from the convolutional layers into a 1D vector. Here there are no parameters to learn.
- <u>Dense Layer :-</u> A fully connected layer with 10 units and the softmax activation function, which outputs probabilities for each digit class (0-9).

In the output dense layer: (13*13*16)*10 = 27040 parameters

• Output Layer: - generating the probability distribution over the possible digit classes and classify in (0-9)class.

2. Changes made to make keras2c generated files synthesizable and a brief description of the change made.

A. Removed Function's pointer

 In HLS, function pointers can pose challenges because HLS tools need to analyse and synthesise the code into hardware. Function pointers introduce dynamic behaviour, making it harder for the HLS tool to determine the hardware structure and behaviour accurately.

Solution: we have taken the functions inside the main file.

Before:

```
void k2c_exponential_func(float * x, const size_t size) {
    for (size_t i=0; i<size; ++i) {
        | x[i] = expf(x[i]);
    }
} k2c_activationType * k2c_exponential = k2c_exponential_func;</pre>
```

After:

```
void k2c_exponential_func(float * x, const size_t size) {
   for (size_t i=0; i<size; ++i) {
       x[i] = expf(x[i]);
   }
}</pre>
```

B. Removed Pointer to Pointer access

• Pointer to Pointer Access is causing the error of dynamic size array which is not supported by vivado synthesis.

Solution: Flattened the structure shown as below:

Before:

```
k2c_tensor_conv2d_output = {&conv2d_output_array[0],3,10816,{26,26,16, 1, 1}};
```

1st Optimization:

```
conv2d_output.ndim = 3;
conv2d_output.numel = 10816;
conv2d_output.shape[0] = 26;
conv2d_output.shape[1] = 26;
conv2d_output.shape[2] = 16;
conv2d_output.shape[3] = 1;
conv2d_output.shape[4] = 1;
for(i=0; i < 10816; i++){
    conv2d_output.array[i] = conv2d_output_array[i];
}</pre>
```

```
struct k2c_tensor
{
    /** Pointer to array of tensor values flattened in r
    float array[]30000[];

    /** Rank of the tensor (number of dimensions). */
    size_t ndim;

    /** Number of elements in the tensor. */
    size_t numel;

    /** Array, size of the tensor in each dimension. */
    size_t shape[K2C_MAX_NDIM];
};
```

2nd **Optimization**

```
size_t conv2d_output_ndim = 3;
size_t conv2d_output_numel = 10816;
size_t conv2d_output_shape[5] = {26, 26, 16, 1, 1};
```

C. Removed Dynamic Functions(memcpy)

 memcpy() is not directly supported in HLS primarily because it's a library function that involves complex dynamic memory operations, which are challenging to synthesise into hardware efficiently. Here's why memcpy() isn't directly supported in HLS:

Solution: Rewritten in the form of a loop.

Before:

```
memcpy(relu1_output.shape,fc1_output.shape,K2C_MAX_NDIM*sizeof(size_t));
```

After:

```
for(i=0;i<K2C_MAX_NDIM;i++)
{
    relu1_output.shape[i] = fc1_output.shape[i];
}</pre>
```


D. Removed Segmentation Fault error while Simulation

Solution: Took all the arrays outside the functions.

3. Changes made to generate HLS4ML report if a pragma is removed in this process. For each of the removed pragma, a valid argument must be mentioned.

Solution: We have not removed any pragmas while generating the HLS4ML report.

4. Mention all the issues that are faced(dependencies and versions) and solutions to resolve.



5.Optimizations: For each optimization applied (pragma), justify why it has been used.

Loop merging, reduced array access and pipeline.

```
for (i=0; i < size; ++i) {
    x[i] = expf(x[i]-xmax);
}

for (i=0; i < size; ++i) {
    sum += x[i];
}</pre>
```

```
for ( i=0; i < size; ++i) {
    #pragma HLS pipeline

    val = x[i];
    size_t expVal = expf(val-xmax);
    x[i] = expVal;
    sum+=val;
    sum+=expVal;
}</pre>
```

Reduced array access and applied pipeline

```
size_t idx2 = idx;
for (int i=ndim-1; i>=0; --i) {
    sub[i] = idx2 % shape[i];
    idx2 /= shape[i];
}
```

```
for (int i=ndim-1; i>=0; --i) {
    #pragma HLS pipeline II=1
    size_t val = shape[i];
    sub[i] = idx2 % val;
    idx2 /= val;
}
```

Code Motion

```
const size_t out_rows = output_shape[0];
const size_t out_cols = output_shape[1];
const size_t out_channels = output_shape[2];
const size_t in_channels = input_shape[2];

const size_t output_shape2 = output_shape[2];
const size_t output_shape21 = output_shape2*output_shape[1];
const size_t kernel_shape3 = kernel_shape[3];
const size_t kernel_shape32 = kernel_shape[3]*kernel_shape[2];
const size_t kernel_shape321 = kernel_shape32 * kernel_shape[1];
const size_t stride0 = stride[0];
const size_t stride1 = stride[1];
const size_t dilation1 = dilation[1];
const size_t dilation0 = dilation[0];
const size_t input_shape2 = input_shape[1] * input_shape2;
```

And then applied pipeline

Loop tiling

```
for (i= 0; i < outrows; ++i) {
   const size_t outrowidx = i*outcols;
   const size_t inneridx = i*innerdim;
   for (j= 0; j < outcols; ++j) {
      for (size_t k = 0; k < innerdim; ++k) {
            C[outrowidx+j] += A[inneridx+k] * B[k*outcols+j];
      }
      C[outrowidx+j] += d[j];
}</pre>
```

```
size_t i, j, k, ii, jj, kk, iii, jjj, temp;
for(i=0;i<outrows/4;i++)
        for(j=0;j<outcols/4;j++)</pre>
            for(k=0;k<innerdim/4;k++)</pre>
                for(ii=0;ii<2;ii++)
                     for(jj=0;jj<2;jj++)
                         for(kk=0;kk<4;kk++)
                             for(iii=0;iii<2;iii++)</pre>
                                 const size_t outrowidx = iii * outcols;
                                 const size_t inneridx = iii * innerdim;
                                 float A val = A[inneridx + kk];
                                 for(jjj=0;jjj<2;jjj++)
                                     #pragma HLS PIPELINE II=1
                                     temp = outrowidx + jjj;
                                     float sum = d[jjj];
                                     float B_val = B[kk * outcols + jjj];
                                     sum = d[jjj];
                                     sum += A_val + B_val;
                                     size_t temp = outrowidx + jjj;
                                     C[temp] = sum;
```

Inline small functions

- a) k2c_relu_function
- b) k2c bias add
- c) k2c_add_bias
- d) k2c_flatten

A. K2c softmax func

- Loop1: minimised array access by code motion.
- Loop2: minimised array access by code motion and applied pipeline. Also merged loop2 and loop3 as it runs same number of iterations.
 - Array access and exponential computation takes much clocks, which can be done parallely, so we applied pipeline.
- Loop4: minimised array access and applied pipeline.
 Multiplier takes more cycle and assignment takes 1 cycle. So, we can apply pipelining and save clocks.

B. K2c_relu_func

• Loop1: array access, condition checking then assignment which takes 3 cycles. We can apply pipeline and save latency.

C. K2c_bias_add

• Loop1: array access, addition and assignment. By applying pipelining we can save latency.

D. K2c conv2d

- Loop1: used unroll factor=2. For array assignment
- Loop2: It has 6 nested loop and inside loops there are much array access and computation and those arrays are not updating. So, we can minimise array access and computation by applying code Motion.

In the innermost loop, we used pipeline to save cycles in computation.

E. K2c maxpool2d

 There are much array access and computation on array which are not updating so we can save array access and computation by applying code motion. In the inner loop array access, condition checking then assignment which can be parallelized somewhat. So, we applied pipelining.

F. K2c affine matmul

• Here matrix multiplication is being calculated. So we can apply loop tiling to increase locality of reference.

G. K2c idx2sub

• Here we minimised array access and three computations are being done which can be parallelised . So we used pipeline.

H. K2c_sub2idx

 Here array access and two operations are being done. We can parallelise the computation so applied pipeline here

I. K2c_matmul


 Array access and computations are being done. Computations are constant so we applied code motion, and some computations can be parallelised so applied pipelining.

J. K2c dot

 Here multiple array access and computations were done. So, to parallelise the computation we used pipelining. Here redundant array access and computations were being done, so we used code motion and pipelining.

6. Results:

Latency and area overhead table for Baseline (Unoptimized).



730

111

740

21

269200

Latency and area overhead table for Optimized

Available

□ Detail

Utilization (%)

Result

			Latency		Interval			
RTL	Status	min	avg	max	min	avg	max	
VHDL	NA	NA	ÑΑ	NA	NA	ΝĀ	NA	
Veriloa	Pass	135764	135764	135764	NA	NA	NA	

Export the report(.html) using the Export Wizard

Utilization Estima	ates			
─ Summary				
Name	BRAM_18K	DSP48E	FF	LUT
DSP	-	-	-	-
Expression	-	-	0	50
FIFO	-	-	-	-
Instance	193	150	56105	51167
Memory	48	-	128	5
Multiplexer	-	-	-	245
Register	-	-	83	-
Total	241	150	56316	51467
Available	730	740	269200	129000
Utilization (%)	33	20	20	39

• HLS4ML generated Latency and area overhead table.

* Summary:					
Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	 -	-	-	 -	-1
Expression	-	-i	0	2	-i
FIFO	48	-	1794	2690	- İ
Instance	263	1	81532	212275	-
Memory	l -l	-	-1	-	-
Multiplexer	l -l	-	-1	-	-
Register	-	-1	-1	-	-I
Total	+ 311	1	83326	214967	0
Available	5376	12288	3456000	1728000	1280
Utilization (%)	5	~0	2	12	0
+	++		+		+

• Comparison report of both Optimized and HLS4ML generated report.

HLS4ML Table:

Design	LUT	FF	DSP	BRAM	Latency(min/max)	Clock Period
xcvu13p-	214967	83326	1	311	32924 / 32929	5
flga2577-						
2-e						

<u>Vivado Optimized Table:</u>

	Design	LUT	FF	DSP	BRAM	Latency(min/max)	Clock Period/Estimated
Unoptimized	Artix7	11386	10882	158	813	24825534/24825534	10/8.345
Final Optimized	Artix7	51467	56316	150	241	135764 / 135764	5/5.681

Thank You