


**Indian Institute of Science**  
Bangalore, India

**M. Tech Electrical Engineering**  
( 04-03-04-10-51-23-1-23117 )



Submitted To-

**Prof. Arup Polley**

Name: Mukul Agarwal

## PROBLEM DESCRIPTION

In this homework, you are to design a basic two-stage CMOS operational amplifier (op-amp), as shown in Figure 1, for the specifications given in Table 1. The op-amp consists of a differential input stage ( $M_1$  and  $M_2$ ) driving a current mirror load ( $M_3$  and  $M_4$ ) followed by a common-source amplifier stage ( $M_5$ ). The devices  $M_5$  and  $M_7$  form the tail current source for the differential stage and the current source load for the common-source stage.  $C_c$  and  $R_z$  are the compensation capacitor and the zero-nulling resistor.




Figure 1 A basic two-stage operational amplifier.

Table 1 Design specifications @ [Supply voltage = 1.8 V, Load CL = 100 fF, and Temperature = 27° C]

S.N.	Parameter	Symbol		Value
1.	Open-loop, differential-mode, DC voltage gain	$A_0$	$\geq$	1000 V/V (60 dB)
2.	Unity-gain frequency	$f_{UG}$	$\geq$	10 MHz
3.	Phase margin	$PM$	$\geq$	75°
4.	Common-mode rejection ratio	$CMRR$	$\geq$	50 dB
5.	Power dissipation	$P_d$	$\leq$	30 $\mu$ W


The designing of the op-amp consists of selecting device sizes and biasing conditions.

## Solution:

### Initial Design:

## Two stages op-amp Design 1.

### 1) Compensated



$$V_{00} = 1.8V \quad C_L = 100fF$$

given,  $A_V \geq 60dB$  ( $1000V/V$ )

GB (gain Bandwidth) = constant  
=  $f_T \geq 10MHz$

$$\rho_M \geq 7.5 \quad CMRR \geq 50dB \quad P_d \leq 30mW$$

Assumption  $\frac{1}{2}CMR(\min) = 0.8 \quad \frac{1}{2}CMR(\max) = 1.6$   
 $0.8 \leq CMR \leq 1.6 \quad SR \geq 1.4V/\mu sec$   
 $L = 1\mu m$

Design  $CMR = \frac{c_1 c_2 (1 - \beta_2)}{(1 + \beta_1)(1 + \beta_2)}$

$$\text{We } \beta_1 = \frac{1}{(\gamma_{ds_1} \parallel \gamma_{ds_2}) g_{m_1} (\gamma_{ds_1} \parallel \gamma_{ds_2})} C_C$$

$$\beta_2 = \frac{g_{m_2}}{C_L}$$

$$\beta_{ro} \Rightarrow z_1 = \frac{g_{m_1}}{C_C}$$

$$\rho_M = 180 + \phi$$

$$180 + \phi \angle_{z_1} \geq 75^\circ$$

$$180 + \left[ -\tan^{-1}\left(\frac{a_B}{z_1}\right) - \tan^{-1}\left(\frac{e_B}{b_1}\right) - \tan^{-1}\left(\frac{g_B}{p_2}\right) \right] \geq 75^\circ$$

$$\tan^{-1}(a_B) + \tan^{-1}(e_B) + \tan^{-1}\left(\frac{g_B}{p_2}\right) \leq 105^\circ$$

( $z_1 \geq 10f_u$ ;  
 $b_1 \leq 10f_d$ )

$$\therefore 5.71 + 89.7 + \tan^{-1}\left(\frac{f_u}{p_2}\right) \leq 105$$

$$\tan^{-1}\left(\frac{f_u}{p_2}\right) \leq 9.347$$

$$p_2 \geq \frac{f_u}{0.1696}$$

$$\frac{g_{m_6}}{c_L} \geq \frac{g_m}{c_c(0.1696)} \rightarrow ① \quad (f_u = \frac{g_m}{c_c})$$

$$\therefore Q_c z_1 > 10f_u$$

$$\boxed{g_{m_6} > 10g_m}$$

Now from ①

$$\frac{10}{c_L} \geq \frac{1}{c_c(0.1696)}$$

$$c_c \geq \frac{c_L}{1.696}$$

$$\boxed{c_c \geq 60.77F}$$

$$\boxed{c_c = 12.0F}$$

$$S.R = 12V/18$$

$$S.R = \frac{I_S}{c_c} \Rightarrow \boxed{I_S = 1.49mA}$$

$$a_B = \frac{g_{m_1}}{c_c}$$

$$g_{m_1} = a_B \times 2 \times c_c$$

$$= 10 \times 10^6 \times 2 \times 120 \times 10^{-15} \times$$

$$\boxed{g_m = 7.54 \text{ nS}}$$

$$\boxed{g_m = 16 \text{ nS}}$$

### Design of M<sub>1</sub>, M<sub>2</sub>

$$g_{m_1} = \sqrt{2 \mu_n C_{ox} \left(\frac{W}{L}\right)_1 I_{D_1}}$$

$$g_{m_1} = \sqrt{2 \mu_n C_{ox} \left(\frac{W}{L}\right)_1 I_S}$$

$$2I_{D_1} = I_S$$

$$\left(\frac{W}{L}\right)_1 = \frac{g_{m_1}}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1 I_S}$$


$$\mu_n C_{ox} = 400 \times 10^{-6} \text{ A/V}^2$$

$$\mu_p C_{ox} = 10 \times 10^{-6} \text{ A/V}^2$$

$$\left(\frac{W}{L}\right)_1 = \frac{(6 \times 16)}{400 \times 1.44} = 0.44$$

$$\boxed{\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right)_2 = 0.444}$$

### Design of M<sub>3</sub>, M<sub>4</sub>



for M<sub>1</sub> to be in saturation

$$V_{D_1} \geq V_t - V_{T_1}$$

$$V_t \leq V_{D_1} + V_{T_1}$$

$$V_t = V_{D_1} + V_{T_1}$$

$$V_{D_1} = 1.8 - V_{SG1} \quad \textcircled{3}$$

$$I_{D_3} = \frac{\mu_n C_{ox}}{2} \left(\frac{W}{L}\right)_3 (V_{SG3} - V_{T_3})^2$$

$$\text{Let } \beta_p = \mu_p C_{ox} \left(\frac{W}{L}\right)_3$$

$$\Rightarrow \sqrt{2 I_{D_3}} = V_{SG3} - V_{T_3}$$

$$V_{SG3} = \sqrt{\frac{2 I_{D_3}}{\beta_p}} + V_{T_3}$$

Substitute in  $\textcircled{3}$

$$V_{D_1} = 1.8 - \sqrt{\frac{2 I_{D_3}}{\beta_p}} - V_{T_3}$$

$$\text{Now } V_1 = 1.8 - \sqrt{\frac{I_S}{\beta_p}} - V_{T_3} + V_T$$

$$I_{CMR(\text{mean})} = 0.6 \text{ V}$$


$$\frac{\sqrt{I_S}}{\beta_N} = 1.8 - 1.6 = 0.15 + 0.45$$

$$\frac{I_S}{\beta_N} = 0.2 \times 1.2$$

$$\beta_N = \frac{1.44}{1} \times 1.5^2$$

$$\boxed{\left(\frac{W}{L}\right)_S = 0.6 = \left(\frac{W}{L}\right)_d}$$

Design of M<sub>S</sub>



for M<sub>S</sub> to be in saturation

$$V_{DS} \geq V_2 - V_{T2}$$

$$V_2(\text{min}) \geq V_{DS1} + V_{DS}(\text{min})$$

$$I_{CMR}(\text{min}) \geq V_{DS1} + V_{OD}$$

$$\therefore I_{CMR}(\text{min}) \geq \frac{\sqrt{2I_{D1}}}{\beta_N} + V_{T1} + V_{OD}$$

$$V_{OD} \leq I_{CMR}(\text{min}) - \frac{\sqrt{2I_{D1}}}{\beta_N} - V_{T1}$$

$$\beta_N = n_n \text{Cox} \left( \frac{W}{L} \right)_S = 400 \times 10^6 \times 0.44 \quad (L_{D1} = L_S) \\ = 177.6 \times 10^6$$

$$V_{OD} \leq 0.8 - \frac{\sqrt{1.44}}{177.6} - 0.5$$

$$V_{OD} \leq 0.203 \text{ V}$$

$$\text{take } \boxed{V_{OD} \approx 0.12}$$

$$I_S = \frac{n_n \text{Cox} \left( \frac{W}{L} \right)_S (V_{OD})^2}{2}$$


$$\left( \frac{W}{L} \right)_S = \frac{I_S \times 2}{n_n \text{Cox} (V_{OD})^2} = \frac{1.44 \times 2}{400 \times 0.12^2} = 0.5$$

$$\boxed{\left( \frac{W}{L} \right)_S = 0.5}$$

Design of M<sub>6</sub>:

$$g_{m_6} = 10 g_{m_2}$$

$$g_{m_6} = 160 \text{ nS}$$



$$V_{G_{M6}} = V_{G_{M2}} \text{ for mirroring}$$

$$\frac{I_6}{I_4} = \frac{(W/L)_6}{(W/L)_4} = \frac{g_{m_6}}{g_{m_4}}$$


$$g_{m_4} = \sqrt{\mu_b (\text{Cor}(W/C))^2 I_D}$$
$$= \sqrt{60 \times (16 \times 0.6 \times 1.44 \times 10^{-6})}$$
$$= 7.2 \text{ nS}$$

$$(W/L)_6 = \frac{160}{7.2} \times 0.6 = 13.33$$

$$\boxed{(W/L)_6 = 13.33}$$

$$I_6 = I_4 \times \frac{g_{m_6}}{g_{m_4}} = 16 \text{ nA}$$

Design M<sub>7</sub>




$$I_C = I_2$$

$$\frac{I_7}{I_8} = \frac{(W/L)_7}{(W/L)_8}$$

$$(W/L)_7 = \frac{16}{1.44} \times 0.5 = 5.55$$

$$\text{Non-Dominant pole: } f_2 = \frac{g_{m_6}}{C_L} = \frac{160}{160} \times 10^6$$
$$= 1600 \text{ MHz}$$


$$f_3 = \frac{1}{g_{m_6}} = 6.25 \text{ kHz}$$




$$\left(\frac{w}{l}\right)_d = \left(\frac{w}{l}\right)_s = 0.5$$

## Schematic:

After tuning  $(W/L)_1 = (W/L)_2 = 0.7$  ,  $(W/L)_6 = 10.2$  ,  $R_z = 9.52K\Omega$




## DC analysis



1. Obtain the common-mode range (CMR) curve by plotting the output voltage ( $V_{out}$ ) with respect to the common-mode input voltage ( $V_{ic}$ ). (Sweep  $V_{ic}$  rail-to-rail)
2. Obtain the DC voltage transfer characteristic (VTC) curve by sweeping the differential input voltage ( $V_{id}$ ) and plotting the output voltage ( $V_{out}$ ).
3. Find the input-referred DC offset voltage ( $V_{offset}$ ) which drives the output voltage to mid-rail voltage.
4. Compute the differential-mode DC voltage gain curve by taking derivative of the VTC with respect to  $V_{id}$ .
5. At  $V_{ic} = V_{DD}/2$  and  $V_{id} = V_{offset}$ , obtain the following values:
  - a. DC differential-mode voltage gain ( $A_0$ )
  - b. DC common-mode voltage gain ( $A_{cm0}$ )
  - c. Bias current into both the input terminals ( $I_{bias,in1}$  and  $I_{bias,in2}$ )
  - d. Bias current ( $I_{bias} = (I_{bias,in1} + I_{bias,in2})/2$ )
  - e. Offset current ( $I_{offset} = |I_{bias,in1} - I_{bias,in2}|$ )
  - f. Positive and negative output saturation limits ( $V^-$  to  $V^+$ )
  - g. Power dissipation ( $P_{diss} = V_{DD} * I_{DD}$ )


## DC Analysis:

### DC Operating point:




Common mode Range:

Test bench Schematic:




Waveform:




VTC for differential input (large signal):

## Test bench schematic:




## Waveform:




## Small signal:

Test bench schematic:




Waveform:




Input referred offset voltage:

Test bench schematic:




## Waveform:




Differential Voltage gain:

Test bench schematic:




## Waveform:




Op-parameters:

Test bench schematic:



DC differential voltage gain ( $A_o$ )	80dB
DC common mode gain ( $A_{cmo}$ )	-10dB
Bias currents ( $I_{B1}, I_{B2}$ )	0.711uA, 0.7107uA
Bias current ( $I_B = (I_{B1} + I_{B2})/2$ )	0.7109uA
Offset current ( $I_{off} = (I_{B1} - I_{B2})$ )	0.4nA
Positive and negative saturation limits	1.6V, 250mV
Power dissipation	24.53uW

## AC analysis



Set the DC condition for DC analysis (3) i.e. output voltage to mid-rail. Set the  $V_{in,CM}$  to mid rail. Add another AC source  $V_{in,AC}$  in series with the differential input  $V_{in,DC}$ .

1. Obtain the frequency response by plotting magnitude and phase of the differential-mode voltage gain versus frequency from 1Hz to 10 GHz with 100 points/decade step size.


Page 2 of 3

LAB 5, E3-238 ANALOG VLSI CIRCUITS, INDIAN INSTITUTE OF SCIENCE, BANGALORE (560012), KARNATAKA, INDIA

2. Find the 0 dB magnitude crossover frequency ( $f_{0dB}$ )
3. Find the phase at  $f_{0dB}$  ( $Phase_{f_{0dB}}$ )
4. Calculate the phase margin in degree ( $PM = 180 + Phase_{f_{0dB}}$ )


## AC Analysis:

Test bench schematic - compensated



Frequency response:

Uncompensated:




$$F_u \text{ (0dB cross over)} = 53.81\text{MHz}$$

$$\text{Phase } (\phi) = -184.31 \text{ deg}$$

$$\text{PM} = 180 + \phi = -4.31 \text{ deg. Hence unstable.}$$

Compensated:




$$F_u \text{ (0dB cross over)} = 10.72\text{MHz}$$

$$\text{Phase } (\phi) = -102.51 \text{ deg}$$

$$\text{PM} = 180 + \phi = 77.49 \text{ deg. Hence stable.}$$

## Stability analysis




Connect the op-amp in the voltage follower configuration (unity gain feedback) and set the common mode voltage to mid-rail. Use vstb to break the loop in stb analysis as shown in the class.

1. Plot open loop gain and phase
2. Calculate gain and phase margins.


## Stability analysis:

Test bench schematic - compensated:



Frequency response:

Uncompensated:




Cannot obtain the PM and GM as the system is unstable (+ve feedback system).

However, from the graph:

Phase of the loop gain at 0db magnitude is -4.5492 deg.

Magnitude of loop gain when its phase is 0 deg is 4.6562dB.


Compensated:



Gain margin: 29.4586dB

Phase margin: 77.343deg


## Transient analysis



1. Connect the op-amp in the voltage follower configuration (unity gain feedback) and set the common mode voltage to mid-rail. Excite the input (non-inverting terminal) with a (positive and negative) step signal with large ( $\sim V_{DD}/2$ ) amplitude.
2. Find the positive and negative slew rate (slope of the output V/s) from the transient response.


## Transient Analysis:

Test bench schematic - compensated:




Uncompensated:


## Waveform:




## Slew rate:



## Compensated:



Slew rate:



Positive slew rate: 9.4M V/s

Negative slew rate: -8.755M V/s

### Op-amp parameters:

M1	$W_1 = 0.7\text{um}$	$L_1 = 1\text{um}$
M2	$W_2 = 0.7\text{um}$	$L_2 = 1\text{um}$
M3	$W_3 = 0.6\text{um}$	$L_3 = 1\text{um}$
M4	$W_4 = 0.8\text{um}$	$L_4 = 1\text{um}$
M5	$W_5 = 0.5\text{um}$	$L_5 = 1\text{um}$
M6	$W_6 = 10.2\text{um}$	$L_6 = 1\text{um}$
M7	$W_7 = 5.55\text{um}$	$L_7 = 1\text{um}$
M8	$W_8 = 0.5\text{um}$	$L_8 = 1\text{um}$

Gain	80dB
Gain – Bandwidth	10.72MHz
Common mode gain	-10dB
CMRR	70dB
PM	77deg
Bias current	0.7109ua
Offset current	0.4nA
Power dissipation	24.53uW
Slew rate	9.4MV/s, -8.755V/s
Input offset voltage	-66.9125uV