Verilog Implementation of I2C Protocol



National Institute of Technology Calicut

Dr. Ashutosh Mishra

Professor, ECED
National Institute of Technology Calicut, Kerala, India

Project by:

Jagadeesh Mummana Yasaswi Akkineni

(B231113EC)

(B231347EC)

Department of Electronics and Communication Engineering Semester: III

Course: Elective - EC2024E Hardware Modelling using HDL

Contents

1	Ove	Overview						
	1.1	Project Abstract						
	1.2	Background and Motivation						
2	Pro	oject Proposal						
	2.1	Project Description						
	2.2	Intro to Inter-Integrated Circuit Protocol						
		2.2.1 Comparison with Other Communication Protocols						
	2.3	Physical layer						
		2.3.1 Two-Wire Communication						
		2.3.2 Open-Drain Connection						
	2.4	I2C Protocol						
3	Mo	dule Specifications 1						
	3.1	MASTER MODULE						
		3.1.1 C0d3						
		3.1.2 Explanation						
	3.2	SLAVE MODULE						
		3.2.1 C0d3						
		3.2.2 Explanation						
	3.3	TOP-LEVEL MODULE						
		3.3.1 C0d3						
		3.3.2 Explanation						
	3.4	TESTBENCH MODULE						
	0.1	3.4.1 C0d3						
		3.4.2 Explanation						
4	Res	ults 3						
5	Cha	dlenges and Risk Analysis						
0	5.1	Potential Issues and Solutions						
	5.2	Risk Management						
6	Tea	Team Contributions and Work Distribution						
	6.1	Role of Each Team Member						
	6.2	Individual Contributions						

7	Future Work and Improvements	39		
	7.1 Suggested Enhancements	. 39		
	7.2 Alternative Designs	. 39		
8 Appendices				
	8.1 Verilog Code Listings	. 40		
	8.2 References	. 40		

Overview

1.1 Project Abstract

This project focuses on the Verilog implementation of the I2C (Inter-Integrated Circuit) protocol, a widely used serial communication standard that allows multiple devices to communicate over just two wires. I2C is designed to be both simple and efficient, making it ideal for embedded systems that connect low-speed peripherals such as sensors, EEPROMs, and microcontrollers. The goal of this project is to develop a Verilog model that accurately simulates the I2C protocol, enabling multiple devices to exchange data on a shared communication line while showcasing the flexibility and effectiveness of Verilog in hardware design.

1.2 Background and Motivation

Communication protocols are vital in embedded systems, facilitating reliable and efficient data exchange between devices. Among various protocols, I2C stands out for its simplicity and capacity to support multiple devices using only two wires. In contrast to protocols like SPI, which require more connections for multi-device configurations, I2C's minimal wiring makes it particularly suitable for space-constrained applications and cost-effective designs. This flexibility makes I2C a preferred choice in systems where effective communication between components is essential.

Project Proposal

2.1 Project Description

This project focuses on the Verilog implementation of the I2C (Inter-Integrated Circuit) protocol, a popular communication method used in embedded systems. Communication protocols are essential because they define the rules and conventions for data exchange between devices. I2C stands out by combining the best features of other protocols like SPI (Serial Peripheral Interface) and UART (Universal Asynchronous Receiver-Transmitter). With I2C, multiple slave devices can be connected to a single master device, allowing for efficient data sharing. Moreover, it supports multiple masters, enabling several controllers to communicate with one or more slaves. This capability is particularly beneficial in applications where multiple microcontrollers need to log data to a single memory card or display information on a single LCD. Our project aims to create a Verilog model that accurately simulates the I2C protocol, demonstrating how these devices can communicate effectively and showcasing Verilog's utility in hardware design.

2.2 Intro to Inter-Integrated Circuit Protocol

2.2.1 Comparison with Other Communication Protocols

Industrial Applications of I²C Protocol

The Inter-Integrated Circuit (I²C) protocol is a widely used serial communication standard in industrial environments, valued for its simplicity, cost-effectiveness, and minimal wiring requirements. It is ideal for short-distance communication and low-power applications, making it well-suited for industrial settings. Key industrial applications of I²C are outlined below.

Sensor Integration and Monitoring

I²C is commonly used to connect various sensors to a central processor or microcontroller, enabling real-time data acquisition essential for industrial automation and control.

- Temperature, Humidity, and Pressure Sensors: These sensors monitor environmental conditions in factories, data centers, and storage facilities. I²C enables multiple sensors to communicate with a central controller, which processes data to maintain optimal conditions.
- Vibration and Motion Sensors: Used for predictive maintenance, these sensors monitor machinery health. I²C communication with a central processor allows for data analysis, enabling detection of wear or impending failures to reduce unplanned downtime.
- Gas and Chemical Sensors: In chemical plants, gas sensors detect harmful gases and leaks. I²C facilitates communication with a monitoring system, ensuring quick detection and response to hazardous conditions.

Industrial Control Systems

I²C is used extensively in industrial control systems to enable efficient communication between modules and controllers.

- Programmable Logic Controllers (PLCs): I²C interfaces with peripheral modules like ADCs and DACs in PLC systems, converting analog sensor signals into digital data for automation and control.
- Motor Controllers: In robotics, conveyor belts, and automated machinery, I²C is used for communication between motor controllers and the CPU, allowing precise control of speed, position, and torque.
- Human-Machine Interfaces (HMIs): I²C connects small displays to control units in industrial equipment, allowing real-time system visualization and updates for operators.

Data Acquisition Systems

Data acquisition, crucial in industrial quality control and process monitoring, benefits from I²C's ability to connect multiple sensors or data modules to a single controller with minimal wiring.

- Analog-to-Digital and Digital-to-Analog Converters: I²C interfaces ADCs and DACs with a central processor to process analog data from sensors for real-time decision-making.
- Data Logging and Memory Modules: Data loggers and memory modules connected over I²C allow periodic data storage, crucial for monitoring environments in factories or energy usage in power plants.

Industrial Communication and Diagnostics

I²C supports diagnostic applications in industrial systems, allowing engineers to monitor and troubleshoot components.

- Diagnostic Modules: Diagnostic modules using I²C enable real-time tracking of equipment health and quick detection of issues through communication with a central processor.
- Firmware Updates and Calibration: I²C enables in-field updates and recalibration by interfacing with memory chips that store configuration and calibration data for industrial devices.

Battery-Operated and Low-Power Industrial Devices

In remote or battery-operated equipment, where low power is essential, I²C's efficiency makes it ideal.

- Portable Measurement Instruments: Handheld tools, such as digital multimeters, use I²C to connect internal components (e.g., displays, sensors) while minimizing power consumption.
- Battery Management Systems (BMS): In applications like electric vehicles, BMSs use I²C to monitor battery health, charge, and discharge cycles, ensuring efficient energy management.

Conclusion: I²C's capability to connect multiple devices on a single bus with minimal wiring, along with its low power requirements, makes it an ideal protocol for various industrial applications. From sensor integration to control systems and data acquisition, I²C offers a reliable and cost-effective solution for modern industrial automation and monitoring.

To understand the advantages of communicating over I2C, it's essential to compare it with other available options, particularly **UART** and **SPI**.

Limitations of Serial UART Ports: Serial UART ports are asynchronous, meaning they do not transmit clock data alongside the information. As a result, the devices must agree in advance on a data rate, and their clocks need to maintain close synchronization. Any significant discrepancy in clock rates can lead to garbled data. Moreover, asynchronous serial ports require substantial hardware overhead; the UART implementation at each end is relatively complex and challenging to accurately realize in software. Each frame of data includes at least one start bit and one stop bit, resulting in 10 bits of transmission time for every 8 bits of data, which adversely affects the effective data rate.

Furthermore, UART ports are primarily designed for communication between two devices. Although multiple devices can be connected to a single serial port, this leads to **bus contention**, where multiple devices attempt to drive the same line simultaneously. This contention must be managed to prevent potential damage to the devices, typically requiring additional external hardware. Lastly, while there is no theoretical limit to the data rates of asynchronous serial communications, most UART devices support a limited set of fixed baud rates, typically capping around 230,400 bits per second.




Figure 2.1: Block Diagram of an Asynchronous Serial System

Drawbacks of SPI: The most significant limitation of the Serial Peripheral Interface (**SPI**) is the number of pins it requires. Connecting a single controller to one peripheral necessitates four lines; adding each additional peripheral demands an extra chip select I/O pin on the controller. This proliferation of pin connections becomes cumbersome in situations where numerous devices need to connect to a single controller, complicating the routing of signals in constrained PCB layouts.

Additionally, SPI supports only one controller on the bus but can accommodate multiple peripheral devices, limited only by the drive capabilities of the connected devices and the availability of chip select pins. While SPI enables high data rate full-duplex communication (simultaneous sending and receiving of data) with clock rates exceeding 10 MHz, the implementation typically involves simple shift registers, facilitating easier software integration.




Figure 2.2: Block Diagram of an SPI System

The Advantages of I2C: I2C combines the strengths of both UART and SPI. It operates using just two wires, like asynchronous serial, yet supports communication with up to 1,008 peripheral devices. Unlike SPI, I2C accommodates multi-controller systems, allowing more than one controller to communicate with all peripheral devices on the bus (although the controllers must take turns using the bus lines).

I2C data rates fall between those of asynchronous serial and SPI, with most devices communicating at 100 kHz or 400 kHz. While there is some overhead—requiring one additional acknowledgment (ACK/NACK) bit for every 8 bits of data transmitted—I2C remains efficient. Although implementing I2C requires more complex hardware than SPI, it is still simpler than asynchronous serial and can be easily realized in software.




Figure 2.3: Block Diagram of an I2C System

2.3 Physical layer

2.3.1 Two-Wire Communication

An I2C system utilizes **two shared communication lines** for all devices on the bus. These two lines facilitate **bidirectional**, **half-duplex communication**. I2C supports multiple controllers and multiple target devices, making it a flexible choice for various applications. It is essential to use **pull-up resistors** on both of these lines to ensure proper operation. Fig 2.4 shows a typical implementation of the I2C physical layer.




Figure 2.4: Typical I2C Implementation

One of the main reasons that I2C is a widely adopted protocol is due to its requirement of only **two lines** for communication. The first line, **SCL**, is the serial clock line, primarily controlled by the controller device. SCL is responsible for synchronously clocking data in or out of the target device. The second line, **SDA**, is the serial data line, used to transmit data to or from the target devices. For instance, a controller device can send configuration data and output codes to a target **digital-to-analog converter (DAC)**, or a target **analog-to-digital converter (ADC)** can send conversion data back to the controller device.

I2C operates as a half-duplex communication protocol, meaning that only one controller or target device can send data on the bus at any given time. In contrast, the Serial Peripheral Interface (SPI) is a full-duplex protocol that allows data to be sent and received simultaneously, requiring four lines for communication: two data lines for sending and receiving data, along with a serial clock and a unique SPI chip select line to select the device for communication.

An I2C controller device initiates and terminates communication, which eliminates potential issues related to **bus contention**. Communication with a target device is established through a **unique address** on the bus, allowing multiple controllers and multiple target devices to coexist on the I2C bus.

The SDA and SCL lines have an **open-drain connection** to all devices on the bus, necessitating a pull-up resistor connected to a common voltage supply.

2.3.2 Open-Drain Connection

The **open-drain connections** are employed on both the SDA and SCL lines and are linked to an NMOS transistor. This open-drain configuration manages the I2C communication line by either pulling the line low or allowing it to rise to a high state. The term "open-drain" refers to the NMOS bus connection when the NMOS is turned **OFF**. Figure 2.5 illustrates the open-drain connection when the NMOS is turned **ON**.




Figure 2.5: Open-Drain Connection Pulls Line Low When NMOS is Turned On

To establish the voltage level of the SDA or SCL line, the NMOS transistor is either switched **ON** or **OFF**. When the NMOS is **ON**, it allows current to flow through the resistor to ground, effectively pulling the open-drain line low. This transition from high to low is typically rapid, as the NMOS quickly discharges any capacitance on the SDA or SCL lines.

When the NMOS turns **OFF**, the device ceases to pull current, and the pull-up resistor subsequently raises the SDA or SCL line back to **VDD**. Figure 2.6 shows the open-drain line when the NMOS is turned **OFF**, illustrating how the pull-up resistor brings the line high.




Figure 2.6: Open-Drain Line with NMOS Turned Off

The transition of the open-drain line to a high state is slower because the line is pulled up against the bus capacitance, rather than being actively driven high.

2.4 I2C Protocol

Communication over **I2C** requires a specific signaling protocol to ensure that devices on the bus recognize valid I2C transmissions. While this process is more intricate than **UART** or **SPI**, most I2C-compatible devices handle the finer protocol details internally, allowing developers to focus primarily on data exchange.

SDA and **SCL** Lines: The I2C bus operates with two main lines: **SDA** (Serial Data Line) and **SCL** (Serial Clock Line). Data is transmitted over the **SDA** line in sync with clock pulses on the **SCL** line. Generally, data is placed on **SDA** when **SCL** is low, and devices sample this data when **SCL** goes high. If needed, multiple internal **registers** may control data handling, especially in complex devices.

Protocol Components:

- 1. **Start Condition:** To initiate communication, the controller sets **SCL** high and then pulls **SDA** low. This signals all peripheral devices on the bus that a transmission is starting. In cases where multiple controllers attempt to start communication simultaneously, the first device to pull **SDA** low gains control. If necessary, the controller can issue repeated start conditions to maintain bus control without releasing it.
- 2. Address Frame: Every I2C transmission begins with an address frame to specify the target peripheral. This frame consists of a 7-bit address, sent MSB (most significant bit) first, followed by a R/W bit indicating the operation type (read or write).

After this, the 9th bit, known as the **ACK/NACK** bit, is used by the receiving device to confirm reception. If the device pulls **SDA** low before the 9th clock pulse (**ACK**), communication continues. If not (**NACK**), it indicates either unrecognized data or an issue in reception, prompting the controller to decide the next steps.

3. **Data Frames:** Following the address frame, one or more **data frames** are sent over the **SDA** line. Each data frame is 8 bits, and data is transferred from the controller to the peripheral or vice versa, based on the \mathbf{R}/\mathbf{W} bit in the address frame.

Many peripheral devices have auto-incrementing **internal registers**, enabling data to continue from consecutive registers without the need to re-specify the register address.

4. **Stop Condition:** The controller ends communication by generating a **stop condition**. This is done by transitioning **SDA** from low to high after a high-to-low transition on **SCL**, with **SCL** held high during the stop sequence. To avoid false stop conditions, the value on **SDA** should not change while **SCL** is high during regular data transmission.

The I2C protocol divides communication into structured frames. Each communication sequence begins with a START condition, initiated by the controller, followed by an address frame and then one or more data frames. Every frame also includes an acknowledgment (ACK) bit, signaling that the frame has been received successfully by the intended device. Figure 3-3 illustrates the structure of two I2C communication

frames, showing both address and data frames in detail.




Figure 2.7: I2C Address and Data Frames

In an I2C transaction, the controller first sends a **START condition** by pulling the **SDA** line low, followed by the **SCL** line. This sequence asserts control over the bus, preventing other devices from interfering. Each target device on the I2C bus has a unique **7-bit address**, allowing the controller to specify which target device it intends to communicate with.

Once the address is set on **SDA** while **SCL** acts as the clock, the **8th bit** (R/W bit) indicates the intended operation type: **read** (1) or **write** (0). This initial address and R/W bit are followed by an **ACK bit**, sent by the target device to confirm receipt. If the target device receives the address successfully, it pulls **SDA** low during the next **SCL** pulse, signaling an ACK. If no device acknowledges, the line remains high, signaling a **NACK**.

After the address frame, one or more **data frames** follow. Each data frame contains 8 bits of data, which are acknowledged (ACK) in the 9th bit. If the data frame is a **write** operation, the target device pulls **SDA** low to confirm data receipt. For **read** operations, the controller pulls **SDA** low to acknowledge receipt of the data. The presence or absence of the ACK is essential for troubleshooting, as a missing ACK may indicate an addressing error or transmission failure.

Finally, the communication ends with a **STOP condition**, where the controller releases **SCL** first, followed by **SDA**. This action releases the I2C bus for other devices to use, completing the communication cycle.

This structured protocol allows for the transmission of multiple bytes within one communication sequence. In cases where a target device has multiple internal **registers**, a write operation can specify the register to read or write data to, enhancing flexibility and enabling complex data transactions.

Module Specifications

3.1 MASTER MODULE

3.1.1 C0d3

Listing 3.1: I2C Master Module in Verilog

```
'timescale 1ns / 1ps
  // Main module declaration
  module i2c_master(
      input wire clk, // System clock
      input wire rst, // Reset signal
      input wire [6:0] addr, // 7-bit I2C slave address
      input wire [7:0] data_in, // Data to send to slave in write mode
      input wire enable, // Start signal for I2C communication
      input wire rw, // Read/Write control (0 for write, 1 for read)
      output reg [7:0] data_out, // Data received from slave in read mode
      output wire ready, // Indicates when the master is ready for a new transaction
12
      inout i2c_sda, // I2C data line (SDA) - bidirectional
      inout wire i2c_scl // I2C clock line (SCL) - bidirectional
15
  );
      // Define states for I2C master FSM
17
      localparam IDLE = 0;
      localparam START = 1;
19
      localparam ADDRESS = 2;
20
      localparam READ_ACK = 3;
      localparam WRITE_DATA = 4;
      localparam WRITE_ACK = 5;
23
      localparam READ_DATA = 6;
24
25
      localparam READ_ACK2 = 7;
      localparam STOP = 8;
27
      localparam DIVIDE_BY = 4; // Clock divider to generate I2C clock from system clock
28
      reg [7:0] state; // Current state of the FSM
30
      reg [7:0] saved_addr; // Stores the 7-bit address and RW bit for the current
31
         transaction
     reg [7:0] saved_data; // Data to be sent in write transactions
      reg [7:0] counter; // Bit counter for data/address transmission
      reg [7:0] counter2 = 0; // Divider counter for generating i2c_clk
34
      reg write_enable; // Controls whether the master drives SDA line
```

```
reg sda_out; // Data to output on SDA line when write_enable is 1
      reg i2c_scl_enable = 0; // Controls the state of the i2c_scl line (enabled or high
37
      reg i2c_clk = 1; // Internal I2C clock signal
38
39
      // Ready signal is high when the master is idle and not in reset
40
      assign ready = ((rst == 0) && (state == IDLE)) ? 1 : 0;
41
42
      // I2C SCL signal: High when i2c_scl_enable is low; otherwise, driven by i2c_clk
43
      assign i2c_scl = (i2c_scl_enable == 0) ? 1 : i2c_clk;
44
45
      // SDA line is driven by sda_out when write_enable is high; otherwise, it's in
          high-impedance
      assign i2c_sda = (write_enable == 1) ? sda_out : 'bz;
47
48
      // I2C clock divider: Divides system clock to generate i2c_clk
49
      always @(posedge clk) begin
50
          if (counter2 == (DIVIDE_BY / 2) - 1) begin
              i2c_clk <= ~i2c_clk; // Toggle i2c_clk when half period is reached
              counter2 <= 0; // Reset the divider counter</pre>
          end else begin
54
              counter2 <= counter2 + 1; // Increment the divider counter</pre>
          end
56
      end
57
58
      // Enable/disable I2C clock based on current state
59
      always @(negedge i2c_clk or posedge rst) begin
60
          if (rst == 1) begin
61
              i2c_scl_enable <= 0; // Disable SCL on reset
          end else begin
63
             if ((state == IDLE) || (state == START) || (state == STOP)) begin
                 i2c_scl_enable <= 0; // SCL is disabled in IDLE, START, and STOP states
65
              end else begin
66
                 i2c_scl_enable <= 1; // Enable SCL in other states
67
              end
          end
69
      end
70
71
      // State machine for controlling the I2C master operation
      always @(posedge i2c_clk or posedge rst) begin
73
          if (rst == 1) begin
74
              state <= IDLE; // Reset state to IDLE on reset</pre>
          end else begin
76
             case (state)
77
78
                 IDLE: begin
79
                     if (enable) begin
80
                         state <= START; // Start I2C transaction when enable is high
81
                         saved_addr <= {addr, rw}; // Save the 7-bit address and RW bit</pre>
82
                         saved_data <= data_in; // Save the data to be sent (in write</pre>
                             mode)
                     end
84
                 end
85
86
87
                 START: begin
                     counter <= 7; // Initialize bit counter to 7 for 8-bit transmission</pre>
88
                     state <= ADDRESS; // Move to ADDRESS state</pre>
89
                 end
```

```
91
                   ADDRESS: begin
92
                       if (counter == 0) begin
93
                           state <= READ_ACK; // Move to ACK check after sending address
                       end else begin
95
                           counter <= counter - 1; // Transmit address bits, count down</pre>
96
                       end
97
                   end
98
99
                   READ_ACK: begin
100
                       if (i2c_sda == 0) begin // ACK received (SDA pulled low by slave)
                           counter <= 7; // Reset bit counter</pre>
                           if (saved_addr[0] == 0) state <= WRITE_DATA; // If RW=0, go to</pre>
103
                               write mode
                           else state <= READ_DATA; // If RW=1, go to read mode</pre>
105
                       end else begin
                           state <= STOP; // NACK received, move to STOP state</pre>
106
107
                       end
                   end
108
109
                   WRITE_DATA: begin
110
111
                       if (counter == 0) begin
                           state <= READ_ACK2; // Move to second ACK check after data
112
                               transmission
                       end else begin
113
                           counter <= counter - 1; // Transmit data bits, count down</pre>
114
                   end
117
                   READ_ACK2: begin
118
                       if ((i2c_sda == 0) && (enable == 1)) state <= IDLE; // Return to
119
                           IDLE on ACK
                       else state <= STOP; // If NACK received or enable low, go to STOP</pre>
121
                   end
122
                   READ_DATA: begin
123
                       data_out[counter] <= i2c_sda; // Capture data bit from SDA line</pre>
124
                       if (counter == 0) state <= WRITE_ACK; // After last bit, go to</pre>
                           WRITE_ACK
                       else counter <= counter - 1; // Count down for each bit received
                   end
127
128
                   WRITE_ACK: begin
129
                       state <= STOP; // Go to STOP after sending ACK</pre>
130
131
                   end
                   STOP: begin
133
                       state <= IDLE; // Go back to IDLE after STOP condition</pre>
                   end
               endcase
136
           end
       end
138
139
140
       // SDA output logic based on the current state
       always @(negedge i2c_clk or posedge rst) begin
141
           if (rst == 1) begin
142
               write_enable <= 1; // Drive SDA high on reset</pre>
143
```

```
144
                sda_out <= 1;</pre>
           end else begin
145
                case (state)
146
147
                    START: begin
148
                        write_enable <= 1; // Enable SDA for start condition</pre>
149
                        sda_out <= 0; // Pull SDA low for start condition</pre>
151
                    end
                    ADDRESS: begin
153
                        sda_out <= saved_addr[counter]; // Send each bit of the address and</pre>
154
                            RW bit
                    end
                    READ_ACK: begin
157
                        write_enable <= 0; // Release SDA to allow slave to drive ACK/NACK</pre>
                    end
159
                    WRITE_DATA: begin
161
                        write_enable <= 1; // Enable SDA for data transmission</pre>
162
                        sda_out <= saved_data[counter]; // Output each bit of data to SDA</pre>
163
                    end
164
165
                    WRITE_ACK: begin
166
                        write_enable <= 1; // Enable SDA for ACK transmission</pre>
167
                        sda_out <= 0; // Send ACK by pulling SDA low</pre>
168
                    end
169
170
                    READ_DATA: begin
                        write_enable <= 0; // Release SDA to read data from slave</pre>
172
173
                    end
174
                    STOP: begin
                        write_enable <= 1; // Enable SDA for stop condition</pre>
176
                        sda_out <= 1; // Release SDA to indicate stop</pre>
177
                    end
178
                endcase
179
           end
180
181
       end
182
   endmodule
```

3.1.2 Explanation

The provided code is a Verilog implementation of an I2C Master Module. This module enables communication with I2C-compatible devices through the I2C protocol by implementing the necessary operations to generate I2C signals and manage data transfer. Let's break down each section of the code:

Module Declaration The code begins with the module declaration:

```
module i2c_master(
    input wire clk,
                                 // System clock
    input wire rst,
                                 // Synchronous reset
    input wire [6:0] addr,
                                 // 7-bit I2C address
    input wire [7:0] data_in,
                               // Data to be transmitted
    input wire enable,
                                 // Enable signal to start I2C transaction
    input wire rw,
                                 // Read/Write control (0 = Write, 1 = Read)
    output reg [7:0] data_out, // Data received from I2C
                                 // Ready signal when module is idle
    output wire ready,
    inout i2c_sda,
                                 // I2C data line (SDA)
    inout wire i2c_scl
                                 // I2C clock line (SCL)
);
```

This module contains inputs for the system clock (clk), reset (rst), I2C address (addr), data to be sent (data_in), an enable signal (enable), and a Read/Write control (rw). It also provides outputs for data received (data_out), a ready status signal (ready), and bidirectional I2C lines, i2c_sda and i2c_scl.

State Machine Definition The code defines several states representing stages in the I2C transaction:

```
localparam IDLE = 0;
localparam START = 1;
localparam ADDRESS = 2;
localparam READ_ACK = 3;
localparam WRITE_DATA = 4;
localparam WRITE_ACK = 5;
localparam READ_DATA = 6;
localparam READ_ACK2 = 7;
localparam STOP = 8;
```

Each localparam corresponds to a state in the Finite State Machine (FSM), controlling the I2C protocol flow, including start, address transmission, acknowledgment (ACK) reception, data transfer, and stop condition generation.

Clock Divider To generate a slower clock for the I2C operations, a clock divider is implemented:

```
always @(posedge clk) begin
  if (counter2 == (DIVIDE_BY / 2) - 1) begin
```

```
i2c_clk <= ~i2c_clk;
    counter2 <= 0;
end else counter2 <= counter2 + 1;
end</pre>
```

This block toggles i2c_clk at a lower frequency than the system clock, clk, using a counter counter2 with a division factor defined by DIVIDE_BY.

SDA and SCL Control To control the i2c_sda and i2c_scl lines based on the module's state:

```
assign ready = ((rst == 0) && (state == IDLE)) ? 1 : 0;
assign i2c_scl = (i2c_scl_enable == 0) ? 1 : i2c_clk;
assign i2c_sda = (write_enable == 1) ? sda_out : 'bz;
```

- ready is high when the reset is inactive and the state is IDLE.
- i2c_scl is either high (idle state) or follows the divided i2c_clk signal.
- i2c_sda outputs the value of sda_out when write_enable is active. When write_enable is inactive, i2c_sda goes to high-impedance ('bz) for reading data.

Finite State Machine (FSM) The FSM controls the I2C communication process, progressing through states based on the I2C protocol requirements:

```
always @(posedge i2c_clk or posedge rst) begin
    if (rst == 1) begin
         state <= IDLE;</pre>
    end else begin
         case (state)
              IDLE: begin
                   if (enable) begin
                       state <= START;</pre>
                        saved_addr <= {addr, rw};</pre>
                        saved_data <= data_in;</pre>
                   end
              end
              START: begin
                   counter <= 7;</pre>
                   state <= ADDRESS;</pre>
              end
              . . .
              STOP: begin
                   state <= IDLE;</pre>
              end
         endcase
    end
end
```

Each state corresponds to an I2C operation:

- IDLE: Waits for enable signal to initiate communication.
- START: Prepares a start condition by asserting sda_out low.
- ADDRESS: Sends the address and R/W bit.
- READ_ACK and READ_ACK2: Verifies acknowledgment (ACK) from the slave.
- WRITE_DATA and WRITE_ACK: Transfers data to the slave and waits for ACK.
- READ_DATA: Receives data from the slave.
- STOP: Generates a stop condition and returns to IDLE.

SDA Output Logic The logic for controlling the i2c_sda line, depending on the FSM state, is implemented as follows:

```
always @(negedge i2c_clk or posedge rst) begin
    if (rst == 1) begin
         write_enable <= 1;</pre>
         sda_out <= 1;
    end else begin
         case (state)
             START: begin
                  write_enable <= 1;</pre>
                  sda_out <= 0;
             end
             ADDRESS: begin
                  sda_out <= saved_addr[counter];</pre>
             end
             . . .
             STOP: begin
                  write_enable <= 1;</pre>
                  sda_out <= 1;</pre>
             end
         endcase
    end
end
```

- In the START state, sda_out goes low to generate a start condition.
- In the ADDRESS and WRITE_DATA states, sda_out sends the bits of saved_addr or saved_data.
- In STOP, sda_out goes high to signify the end of the transmission.

This Verilog module effectively implements an I2C Master communication sequence by controlling the i2c_sda and i2c_scl lines according to the I2C protocol.

3.2 SLAVE MODULE

3.2.1 C0d3

Listing 3.2: I2C Slave Module in Verilog

```
module i2c_slave(
      input [6:0] addr_in, // Slave address to respond to (dynamic address input)
      inout sda, // I2C data line (SDA) - bidirectional
      inout scl // I2C clock line (SCL)
  );
5
      // Define states for the I2C slave FSM
      localparam READ_ADDR = 0; // State for reading the address from the master
      localparam SEND_ACK = 1; // State for sending ACK after receiving a matching
9
      localparam READ_DATA = 2; // State for reading data from the master
      localparam WRITE_DATA = 3; // State for sending data to the master
      localparam SEND_ACK2 = 4; // State for sending ACK after receiving data from the
12
         master
     reg [7:0] addr; // Register to store the address received from the master
14
      reg [7:0] counter; // Bit counter for data/address transmission
      reg [7:0] state = 0; // Current state of the FSM
      reg [7:0] data_in = 0; // Register to store data received from the master
      reg [7:0] data_out = 8'b11001100; // Data to be sent to the master in read mode
18
      reg sda_out = 0; // Data to drive onto SDA when write_enable is high
19
      reg sda_in = 0; // Register to capture SDA input data
20
      reg start = 0; // Flag to indicate the start condition (SDA goes low while SCL is
          high)
     reg write_enable = 0; // Controls whether the slave drives the SDA line
22
23
      // Tri-state SDA line: driven by sda_out when write_enable is high, otherwise high
24
          -impedance
      assign sda = (write_enable == 1) ? sda_out : 'bz;
26
      // Detect start condition on SDA falling edge when SCL is high
      always @(negedge sda) begin
28
         if ((start == 0) && (scl == 1)) begin
29
             start <= 1; // Set start flag</pre>
             counter <= 7; // Initialize counter to read 8 bits (address or data)</pre>
31
         end
      end
33
      // Detect stop condition on SDA rising edge when SCL is high
35
      always @(posedge sda) begin
36
         if ((start == 1) && (scl == 1)) begin
37
             state <= READ_ADDR; // Go to READ_ADDR state to read the address from</pre>
             start <= 0; // Clear start flag</pre>
39
             write_enable <= 0; // Release SDA line</pre>
40
          end
41
      end
42
43
      // State machine for I2C slave behavior, triggered on rising edge of SCL
44
      always @(posedge scl) begin
         if (start == 1) begin // Only proceed if start condition was detected
46
             case(state)
47
```

```
49
                  READ_ADDR: begin
                      addr[counter] <= sda; // Capture address bit from SDA</pre>
50
                      if(counter == 0) begin
                          state <= SEND_ACK; // Move to SEND_ACK after receiving full</pre>
                              address
                      end else begin
53
                          counter <= counter - 1; // Count down to receive 8 bits</pre>
54
55
                      end
                  end
56
57
58
                  SEND_ACK: begin
                      // Check if received address matches slave address (addr_in)
59
                      if(addr[7:1] == addr_in) begin
60
                          counter <= 7; // Reset bit counter for next data frame</pre>
61
                          // Determine next state based on R/W bit (addr[0])
                          if(addr[0] == 0) begin
63
                              state <= READ_DATA; // If R/W=0, master wants to write, go to
64
                                   READ_DATA
                          end else begin
65
                              state <= WRITE_DATA; // If R/W=1, master wants to read, go to
                                   WRITE DATA
                          end
67
                      end else begin
68
                          state <= READ_ADDR; // Address mismatch, go back to READ_ADDR</pre>
69
                      end
70
                  end
72
                  READ_DATA: begin
73
                      data_in[counter] <= sda; // Capture data bit from SDA</pre>
74
                      if(counter == 0) begin
76
                          state <= SEND_ACK2; // Move to SEND_ACK2 after receiving full</pre>
                              bvte
                      end else begin
                          counter <= counter - 1; // Count down to receive 8 bits</pre>
                      end
79
                  end
80
81
                  SEND_ACK2: begin
82
                      state <= READ_ADDR; // Go back to READ_ADDR to listen for next</pre>
83
                          address
                  end
85
                  WRITE_DATA: begin
86
                      // Transmit data_out to master one bit at a time
87
                      if(counter == 0) begin
88
                          state <= READ_ADDR; // After last bit, go back to READ_ADDR
                      end else begin
90
                          counter <= counter - 1; // Count down for each bit sent</pre>
91
                      end
                  end
93
94
              endcase
95
          end
96
97
      end
98
      // Control SDA output behavior on falling edge of SCL, depending on the state
99
      always @(negedge scl) begin
```

```
case(state)
102
               READ_ADDR: begin
103
                   write_enable <= 0; // Release SDA while reading address</pre>
104
105
106
               SEND_ACK: begin
107
                   sda_out <= (addr[7:1] == addr_in) ? 0 : 1; // Send ACK (low) if address</pre>
                         matches, else NACK (high)
                   write_enable <= 1; // Enable SDA to drive ACK/NACK</pre>
109
               end
110
111
               READ_DATA: begin
                   write_enable <= 0; // Release SDA while reading data</pre>
113
               end
114
               WRITE_DATA: begin
116
                   sda_out <= data_out[counter]; // Send each bit of data_out on SDA</pre>
117
                   write_enable <= 1; // Enable SDA to drive data</pre>
118
119
               end
120
               SEND_ACK2: begin
121
                   sda_out <= 0; // Send ACK (low) after receiving data</pre>
122
                   write_enable <= 1; // Enable SDA to drive ACK</pre>
123
124
           endcase
       end
   endmodule
```

3.2.2 Explanation

The Verilog code presented is for an I2C Slave Module that implements the core logic for an I2C slave device capable of receiving and transmitting data over the I2C protocol. Let's break down the components of the code and their functionality:

Module Declaration The module begins with the declaration of inputs and outputs:

The inputs include a 7-bit address (addr_in) for the slave device, along with the bidirectional sda and scl lines for data and clock signals respectively.

State Machine Definition The I2C protocol relies on a finite state machine (FSM) to control the data transfer sequence. The FSM is represented by five states:

```
localparam READ_ADDR = 0;
localparam SEND_ACK = 1;
localparam READ_DATA = 2;
localparam WRITE_DATA = 3;
localparam SEND_ACK2 = 4;
```

Each state corresponds to a particular phase of the I2C communication: - READ_ADDR: Reads the I2C address and R/W bit. - SEND_ACK: Sends acknowledgment (ACK) if the address matches. - READ_DATA: Receives data from the master. - WRITE_DATA: Sends data to the master. - SEND_ACK2: Sends a second ACK after data reception.

Internal Registers and Signals Several internal registers and signals are declared to support the functionality of the I2C slave: - addr holds the slave address and R/W bit. - counter is used to count bits during transmission. - state holds the current FSM state. - data_in and data_out store the incoming and outgoing data, respectively. - sda_out and sda_in control the data line (SDA). - start flags the detection of the I2C start condition. - write_enable controls whether the slave can drive the SDA line.

SDA Line Control The assignment of the sda line is conditional on the write_enable signal:

```
assign sda = (write_enable == 1) ? sda_out : 'bz;
```

This means that the slave drives the sda line when write_enable is active, otherwise, the line is in high-impedance state ('bz).

Start and Stop Condition Detection The start condition is detected when there is a falling edge on the sda line while the scl line is high, and the stop condition is detected when there is a rising edge on the sda line while scl is high. These conditions trigger transitions in the FSM.

```
always @(negedge sda) begin
    if ((start == 0) && (scl == 1)) begin
                              // Set start flag
        start <= 1;
                      // Initialize bit counter
        counter <= 7;</pre>
    end
end
always @(posedge sda) begin
    if ((start == 1) && (scl == 1)) begin
        state <= READ_ADDR; // Transition to READ_ADDR state</pre>
                             // Reset start flag
        start <= 0;
        write_enable <= 0; // Disable write</pre>
    end
end
```

These blocks capture the start and stop conditions and manage the FSM transitions accordingly.

FSM Logic for Data Transfer The FSM operates on the rising edge of the scl signal, progressing through various states based on the detected conditions:

```
always @(posedge scl) begin
    if (start == 1) begin
        case(state)
             READ_ADDR: begin
                 addr[counter] <= sda;</pre>
                 if(counter == 0) state <= SEND_ACK;</pre>
                 else counter <= counter - 1;</pre>
             end
             SEND_ACK: begin
                 if(addr[7:1] == addr_in) begin
                      counter <= 7;</pre>
                      if(addr[0] == 0) begin
                          state <= READ_DATA; // If write mode, move to READ_DATA
                      end else state <= WRITE_DATA; // Else move to WRITE_DATA
                 end else state <= READ_ADDR;</pre>
             end
        endcase
```

The state transitions depend on whether the address matches, the R/W bit, and whether data is being read or written. The SEND_ACK state sends an acknowledgment if the address is correct, while the READ_DATA and WRITE_DATA states handle data reception and transmission respectively.

end

end

SDA Output Logic The logic for controlling the sda output during the FSM states is defined in the following block:

```
always @(negedge scl) begin
    case(state)
        READ_ADDR: begin
             write_enable <= 0;</pre>
                                              // Disable writing during address read
        end
        SEND_ACK: begin
             sda_out <= (addr[7:1] == addr_in) ? 0 : 1; // Send ACK (0) or NACK
             write_enable <= 1;</pre>
        end
        READ_DATA: begin
             write_enable <= 0;</pre>
                                            // Disable writing during data read
        end
        WRITE_DATA: begin
             sda_out <= data_out[counter]; // Output data bit by bit</pre>
             write_enable <= 1;</pre>
        end
        SEND_ACK2: begin
             sda_out <= 0;</pre>
                                             // Send ACK (0) after data reception
             write_enable <= 1;</pre>
        end
    endcase
end
```

Each state manipulates the sda_out signal to either send an acknowledgment (ACK) or transmit the data bit by bit. The SEND_ACK state checks the address match and sends either an ACK or NACK. The WRITE_DATA state sends the data, while the SEND_ACK2 state sends an ACK after data reception.

Summary This Verilog code implements a simple I2C Slave module that can handle basic I2C communication. It includes start/stop condition detection, address matching, data reception, and data transmission using an FSM. The module can receive data from the I2C master, send data to it, and properly acknowledge the master at each step in the communication process.

3.3 TOP-LEVEL MODULE

3.3.1 C0d3

Listing 3.3: Top Module for Integrating I2C Master and Slave

```
'timescale 1ns / 1ps
  // Top module to integrate i2c_master and i2c_slave
  // Top module to integrate i2c_master and i2c_slave
  module top(
      input wire clk, // System clock
      input wire rst, // Reset signal
      input wire [6:0] addr, // 7-bit I2C address for the master to communicate with
      input wire [7:0] data_in, // Data to be sent from the master to the slave
      input wire enable, // Enable signal to initiate I2C communication
      input wire rw, // Read/Write signal (0 = Write, 1 = Read)
      output wire [7:0] data_out, // Data received by the master from the slave
12
      output wire ready, // Signal indicating the master is ready for a new operation
13
      inout wire i2c_sda, // I2C data line (SDA) - bidirectional
      inout wire i2c_scl // I2C clock line (SCL)
  );
16
17
      // Internal register to store the address the slave will respond to.
      // This is the fixed address of the slave in this example.
19
      reg [6:0] slave_address = 7'b0101010; // Example default slave address
20
      // Instantiate the I2C slave module
22
      i2c_slave slave_inst (
23
          .addr_in(slave_address), // Provide the fixed slave address to the slave
24
             instance
          .sda(i2c_sda), // Connect the slave's SDA line to the top-level SDA
          .scl(i2c_scl) // Connect the slave's SCL line to the top-level SCL
26
      ):
28
      // Instantiate the I2C master module
      i2c_master master_inst (
30
          .clk(clk), // Connect the system clock to the master
31
          .rst(rst), // Connect the reset signal to the master
          .addr(addr), // Provide the I2C address the master should communicate with
          .data_in(data_in), // Data to be sent to the slave (if writing)
34
          .enable(enable), // Enable signal to start the I2C transaction
35
          .rw(rw), // Read/Write signal (0 = Write, 1 = Read)
          .data_out(data_out), // Data received from the slave (if reading)
37
          .ready(ready), // Master ready signal indicating it's idle or ready for a new
38
             transaction
          .i2c_sda(i2c_sda), // Connect the master's SDA line to the top-level SDA
39
          .i2c_scl(i2c_scl) // Connect the master's SCL line to the top-level SCL
40
      );
41
  endmodule
```

3.3.2 Explanation

- The top module connects an I2C master and slave module on shared i2c_sda and i2c_scl lines.
- The slave_address register holds a predefined address used by the slave.
- The i2c_slave and i2c_master modules are instantiated and connected to share the I2C lines and control signals.

3.4 TESTBENCH MODULE

3.4.1 C0d3

Listing 3.4: Testbench Module for Top Module

```
'timescale 1ns / 1ps
  module i2c_controller_tb();
      // Inputs
     reg clk; // System clock
      reg rst; // Reset signal
      reg [6:0] addr; // Address for the master to communicate with
     reg [7:0] data_in; // Data to be sent from the master to the slave
     reg enable; // Enable signal to start communication
      reg rw; // Read/Write control (0 = Write, 1 = Read)
12
      // Outputs
13
      wire [7:0] data_out; // Data received by the master from the slave
      wire ready; // Ready signal indicating the master is ready for a new operation
16
      // Bidirectional wires
      wire i2c_sda; // I2C data line (SDA) - shared between master and slave
      wire i2c_scl; // I2C clock line (SCL) - shared between master and slave
20
      // Instantiate the Top Module (Device Under Test - DUT)
      top uut (
22
          .clk(clk), // Connect system clock to DUT
23
          .rst(rst), // Connect reset signal to DUT
24
          .addr(addr), // Connect address input to DUT
          .data_in(data_in), // Connect data to be sent by master to DUT
26
          .enable(enable), // Connect enable signal to DUT
27
          .rw(rw), // Connect read/write control to DUT
2.8
          .data_out(data_out), // Receive data read by master from DUT
29
          .ready(ready), // Receive ready signal from DUT
          .i2c_sda(i2c_sda), // Connect bidirectional SDA line
31
          .i2c_scl(i2c_scl) // Connect bidirectional SCL line
      );
33
      // Clock generation
      initial begin
36
         clk = 0;
         forever #1 clk = ~clk; // Toggle clock every 1 ns to generate a 2 ns period
             clock (500 MHz)
      end
40
      // Test sequence to simulate I2C operations
42
      initial begin
         // Set up VCD file for waveform dumping
43
         $dumpfile("i2c_controller_tb.vcd"); // Name of the VCD file for waveform output
         $dumpvars(0, i2c_controller_tb); // Dump all variables in this module for
45
             waveform analysis
46
         // Initialize Inputs
47
         rst = 1; // Assert reset to initialize the system
         enable = 0; // Initially disable communication
49
         addr = 7'b0000000; // Set an initial address (not used immediately)
50
```

```
data_in = 8'b0; // Set initial data (not used immediately)
         rw = 0; // Set initial operation to write (0 = Write, 1 = Read)
53
         // Wait for reset to complete
         rst = 0; // Deassert reset after 10 ns to start normal operation
56
57
         // Test Case 1: Write operation with matching address (Expect ACK from slave)
58
         addr = 7'b0101010; // Set address to match the slave address
59
         data_in = 8'b10101010; // Data to be sent to the slave
60
         rw = 0; // Set operation to write
61
         enable = 1; // Assert enable to start the I2C communication
62
         #20 enable = 0; // Deassert enable after 20 ns to complete the command
63
64
         // Wait and observe response (slave should ACK the address and receive data)
65
         #100;
67
         // Test Case 2: Write operation with non-matching address (Expect NACK from
68
             slave)
         addr = 7'b1111111; // Set address to a non-matching address for the slave
69
         data_in = 8'b11001100; // Different data to be sent to the slave
70
         rw = 0; // Set operation to write
71
         enable = 1; // Assert enable to start the I2C communication
72
         #20 enable = 0; // Deassert enable after 20 ns
73
74
         // Wait and observe response (slave should NACK the address since it does not
75
             match)
76
         #100;
         // Test Case 3: Read operation with matching address (Expect ACK from slave and
78
              read data)
         addr = 7'b0101010; // Set address to match the slave address
79
         rw = 1; // Set operation to read
80
         enable = 1; // Assert enable to start the I2C communication
         #20 enable = 0; // Deassert enable after 20 ns
83
         // Wait and observe response (slave should ACK the address and send data to
84
             master)
         #100;
86
87
         $finish; // End the simulation after 200 ns
      end
89
90
  endmodule
```

3.4.2 Explanation

- i2c_controller_tb: Testbench module for the top module integrating the master-slave I2C communication.
- A clock signal is generated using a continuous initial block.
- Test cases:
 - Test Case 1: Matches the slave address, expecting an ACK.
 - **Test Case 2**: Uses a non-matching address, expecting a NACK.
 - Test Case 3: Matches the address and tests a read operation.
- At the end of the test cases, the simulation finishes with \$finish.

Results




Figure 4.1: Test Case 1

The waveform in this test shows the master sending an address 7'b0101010, which matches the slave's configured address. Since the address matches, the slave acknowledges the communication by sending an ACK (acknowledgment) signal. After receiving the ACK, the master initiates a write operation, transmitting the data 8'b10101010 to the slave. The enable signal is set to initiate communication and deasserted after a delay, allowing the transmission to complete. The presence of the ACK in this waveform confirms that the address was successfully matched, allowing data transfer.




Figure 4.2: Test Case 2

In this test case, the master sends a non-matching address 7'b1111111, which does not correspond to the slave's preset address. The waveform shows the absence of an acknowledgment signal (NACK) from the slave, indicating that the address verification failed and the data transfer cannot proceed. This NACK response is expected behavior when the slave does not recognize the transmitted address. The enable signal initiates the communication, but with no matching address and no ACK received, data transfer is not established.




Figure 4.3: Test Case 3

The final waveform demonstrates a read operation with the master sending a matching address 7'b0101010. Upon recognizing the address, the slave responds with an ACK signal, confirming the communication link. Following the acknowledgment, the master initiates a read operation, and the slave provides the preloaded data 8'b11001100 to the master. The enable signal triggers the start of communication and is deasserted after a delay, allowing the master to read the data. This successful transmission and receipt of data verify correct read functionality with an address match.

Challenges and Risk Analysis

The final waveform demonstrates a read operation with the master sending a matching address 7'b0101010. Upon recognizing the address, the slave responds with an ACK signal, confirming the communication link. Following the acknowledgment, the master initiates a read operation, and the slave provides the preloaded data 8'b11001100 to the master. The enable signal triggers the start of communication and is deasserted after a delay, allowing the master to read the data. This successful transmission and receipt of data verify correct read functionality with an address match.

5.1 Potential Issues and Solutions

During the development of our I2C communication project, we encountered several key challenges. Initially, both team members, Jagadeesh and Yasaswi, worked on building basic Verilog modules for the master and slave entities, capable of fundamental read and write functions. Starting with a review of the I2C protocol from online resources and Verilog syntax, we designed a preliminary testbench module. However, as the complexity of the project increased, so did the issues.

Yasaswi enhanced the protocol handling by introducing the ACK and NACK flags to manage incorrect slave addresses, as well as refining the finite state machine (FSM) logic for greater robustness. To make the slave module independent of global configurations, we collaboratively designed a top-level module that instantiated both the master and slave modules. This top-level module also verified the slave address, adding an extra layer of validation.

Jagadeesh focused on implementing clock stretching between address and data frames to synchronize data transfer. This feature functioned well during address transmissions but revealed discrepancies in the data frame during read operations. We continued troubleshooting this issue, which highlighted the limitations of our initial approach.

Eventually, we attempted to implement a multi-master and multi-slave configuration, assigning slave addresses in the format 10101XY (with XY as 00, 01, 10, 11 for slaves 1 through 4) and using a single-bit master select line in the testbench to choose the master. Preloaded data in the slaves was structured as 110011XY to streamline read operations. However, the multi-master configuration still posed unresolved synchronization issues, so we scaled back to a single-master, single-slave model, excluding clock stretching and multiple nodes. Our final implementation focuses on single-point communication, while the initial code attempts and multi-master versions are provided in the appendix via a GitHub link.

5.2 Risk Management

Several potential risks arose during the design and integration phases of the project:

- **Design Complexity**: The complexity of the I2C protocol and multi-node configuration presented unforeseen design challenges. Our approach to modular testing helped mitigate issues by allowing iterative refinement.
- **Timing Issues**: Timing mismatches in multi-master configurations posed integration risks, affecting protocol accuracy. This issue is partially resolved in the single-master model but remains a priority for future improvements.
- FSM Complexity: Adding ACK/NACK handling increased the FSM complexity, raising the potential for state transition errors. Comprehensive simulation and debugging were essential in minimizing these risks.

Team Contributions and Work Distribution

6.1 Role of Each Team Member

The project responsibilities were divided between Jagadeesh and Yasaswi, allowing us to make steady progress:

- **Jagadeesh**: Focused on implementing clock stretching, single-master synchronization, and troubleshooting data frame discrepancies in read operations.
- Yasaswi: Led the introduction of ACK/NACK mechanisms, FSM refinement, and multi-node configuration efforts.

6.2 Individual Contributions

Jagadeesh's Contribution

In this project, I focused on implementing the clock stretching functionality and troubleshooting timing issues in data frame read operations. Initially, we built basic I2C modules to handle simple data exchanges. As our understanding grew, I handled the synchronization aspect by incorporating clock stretching between address and data frames, a mechanism crucial for addressing timing issues in the protocol. Despite progress, some discrepancies remained in the data frame during read operations, which we plan to improve upon in future versions.

Yasaswi's Contribution

My work on the project included implementing ACK/NACK flags to handle erroneous addresses, refining the FSM logic, and attempting a multi-master configuration. I expanded the basic modules by introducing acknowledgment and negative acknowledgment flags to manage address errors. The FSM adjustments aimed to improve state transitions and address protocol handling complexities. While we aimed to create a multi-master configuration with selectable slave nodes, unresolved timing issues led us to prioritize a single-master, single-slave model, which still reflects the critical elements of I2C communication.

Future Work and Improvements

7.1 Suggested Enhancements

Future enhancements to this project could include adding more registers to each slave, allowing for more sophisticated data handling. Additional registers would enable more extensive data storage and retrieval options in each slave device, making the project closer to real-world I2C applications.

7.2 Alternative Designs

Exploring alternative FSM architectures could improve the efficiency and stability of the I2C protocol, especially for multi-master configurations. Further, advanced data synchronization techniques, possibly through modified clock stretching or data frame timing adjustments, could address the current timing issues. Replacing the current point-to-point master-slave setup with a robust multi-node configuration, if resolved, could significantly enhance the protocol's scalability.

Appendices

8.1 Verilog Code Listings

The complete Verilog code for the I2C Master module, including support for multi-master/slave configuration and clock stretching, is available in the following GitHub repository:

Repository: https://github.com/Mummanajagadeesh/I2C-protocol-verilog

8.2 References

- 1. Texas Instruments, A Basic Guide to I2C, Available at: https://www.ti.com/lit/pdf/sbaa565
- 2. Prodigy Technoinnovations, *I2C Protocol*, Available at: https://www.prodigytechno.com/i2c-protocol
- 3. SparkFun, I2C Tutorial, Available at: https://learn.sparkfun.com/tutorials/i2c/all
- 4. Class Lectures, Verilog Code Syntax

Note: Most images in this document are adapted from the above resources. All images are copyrighted by their respective owners; no ownership rights are claimed.