

Answers

Answer 1

5	<ul style="list-style-type: none"> • RISC / reduced instruction set computer • CISC / complex instruction set computer • Pipelining 	3
---	--	---

Answer 2

5	Software / a program Physical / different Guest Host	4
---	---	---

Answer 3

6(a)	Max three , one mark for role, one mark for expansion OS1, OS2 and OS3 are guest operating systems ... secondary to the one installed on the hardware OS4 is the host operating system ... interacts directly with the machine hardware MyApp needs to run on all three guest operating systems with identical results	3
6(b)	Any three from Create/delete/manage virtual machine Translate instructions used by guest operating system to that required by host operating system Hardware emulation Protecting each virtual machine ... so instances of MyApp can be tested together	3
6(c)	One mark for benefit and one mark for relevant explanation One mark for drawback one mark for relevant explanation For example: Benefit: multiple operating systems can exist simultaneously ... allowing for testing using the same hardware only one set of hardware required ... reduces cost of producing the app // no need to set up more than one computer Drawback: execution of extra code ... so performance is degraded // more time taken to execute the app // cannot make judgements about response time etc	4

Answer 4

7(a)	<p>1 mark for 2/3 rows correct 2 marks for 4/5 rows correct 3 marks for 6 correct rows</p> <table> <tr> <th>Statement</th><th>RISC</th><th>CISC</th></tr> <tr> <td>Larger instruction set</td><td></td><td>✓</td></tr> <tr> <td>Variable length instructions</td><td></td><td>✓</td></tr> <tr> <td>Smaller number of instruction formats</td><td>✓</td><td></td></tr> <tr> <td>Pipelining is easier</td><td>✓</td><td></td></tr> <tr> <td>Microprogrammed control unit</td><td></td><td>✓</td></tr> <tr> <td>Multi-cycle instructions</td><td></td><td>✓</td></tr> </table>	Statement	RISC	CISC	Larger instruction set		✓	Variable length instructions		✓	Smaller number of instruction formats	✓		Pipelining is easier	✓		Microprogrammed control unit		✓	Multi-cycle instructions		✓	3
Statement	RISC	CISC																					
Larger instruction set		✓																					
Variable length instructions		✓																					
Smaller number of instruction formats	✓																						
Pipelining is easier	✓																						
Microprogrammed control unit		✓																					
Multi-cycle instructions		✓																					
7(b)(i)	<p>1 mark per bullet point</p> <ul style="list-style-type: none"> ∞ SISD // Single instruction single data ∞ SIMD // Single instruction multiple data ∞ MISD // Multiple instruction single data ∞ MIMD // Multiple instruction multiple data 	4																					
7(b)(ii)	<p>1 mark per bullet point (max 3)</p> <ul style="list-style-type: none"> ∞ Large number of processors ∞ ... working collaboratively on the same program ∞ ... working together simultaneously on the same program ∞ ... communicating via a messaging interface 	3																					

Answer 5

9(a)	1 mark for each correct term	4										
<table><tr><th>Description</th><th>Term</th></tr><tr><td><ul style="list-style-type: none">There are several processors.Each processor executes different sets of instructions on one set of data at the same time.</td><td>MISD</td></tr><tr><td><ul style="list-style-type: none">The processor has several ALUs.Each ALU executes the same set of instructions on different sets of data at the same time.</td><td>SIMD</td></tr><tr><td><ul style="list-style-type: none">There is only one processor.The processor executes one set of instructions on one set of data.</td><td>SISD</td></tr><tr><td><ul style="list-style-type: none">There are several processors.Each processor executes a different set of instructions.Each processor operates on different sets of data.</td><td>MIMD</td></tr></table>			Description	Term	<ul style="list-style-type: none">There are several processors.Each processor executes different sets of instructions on one set of data at the same time.	MISD	<ul style="list-style-type: none">The processor has several ALUs.Each ALU executes the same set of instructions on different sets of data at the same time.	SIMD	<ul style="list-style-type: none">There is only one processor.The processor executes one set of instructions on one set of data.	SISD	<ul style="list-style-type: none">There are several processors.Each processor executes a different set of instructions.Each processor operates on different sets of data.	MIMD
Description	Term											
<ul style="list-style-type: none">There are several processors.Each processor executes different sets of instructions on one set of data at the same time.	MISD											
<ul style="list-style-type: none">The processor has several ALUs.Each ALU executes the same set of instructions on different sets of data at the same time.	SIMD											
<ul style="list-style-type: none">There is only one processor.The processor executes one set of instructions on one set of data.	SISD											
<ul style="list-style-type: none">There are several processors.Each processor executes a different set of instructions.Each processor operates on different sets of data.	MIMD											

9(b)	1 mark per bullet point to max 3 <ul style="list-style-type: none"> • A large number of processors • Collaborative processing // coordinated simultaneous processing • Network infrastructure • Communicate using a message interface / by sending messages 	3
------	---	----------

Answer 6

5(a)	1 mark per bullet point to max 4: <ul style="list-style-type: none"> • RISC has fewer instructions // CISC has more instructions • RISC has many registers // CISC has few registers • RISCs instructions are simpler // CISC's instructions are more complex • RISC has a few instruction formats // CISC has many instruction formats • RISC usually uses single-cycle instructions // CISC uses multi-cycle instructions • RISC uses fixed-length instructions // CISC uses variable-length instructions • RISC has better pipelineability // CISC has poorer pipelineability • RISC requires less complex circuits // CISC requires more complex circuits • RISC has fewer addressing modes // CISC has more addressing modes • RISC makes more use of RAM // CISC makes more use of cache/less use of RAM • RISC has a hard-wired control unit // CISC has a programmable control unit • RISC only uses load and store instructions to address memory // CISC has many types of instructions to address memory
------	---

5(b)(i)

1 mark per bullet point:

- Completing the As correctly
- B in column 2, row 1 no other Bs in row 1
- Remainder correctly completed

Stage	Time interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	A	B	C	D					
Decode instruction		A	B	C	D				
Execute instruction			A	B	C	D			
Access operand in memory				A	B	C	D		
Write result to register					A	B	C	D	

5(b)(ii)	1 mark per bullet point: <ul style="list-style-type: none"> • Correct number of cycles for pipelining 8 • Correct number of cycles without pipelining $4 \times 5 = 20$ • No of cycles saved $20 - 8 = 12$
----------	---

5(c)	1 mark for each row			
	Statement	Architecture		
		SIMD	MIMD	SISD
	Each processor executes a different instruction		✓	
	There is only one processor			✓
	Each processor executes the same instruction input using data available in the dedicated memory	✓		
	Each processor typically has its own partition within a shared memory		✓	

Answer 7

2(a)	<p>Description</p> <div> <div>Most parallel computer systems use this architecture.</div> <div>Widely used to process 3D graphics in video games.</div> <div>A microprocessor is used to control a washing machine.</div> <div>There are a number of processing units. Each processing unit executes the same instruction but on different data</div> </div> <p>Computer architecture</p> <div> <div>SIMD</div> <div>MIMD</div> <div>MISD</div> <div>SISD</div> </div> <p>1 mark for each correct line</p>	4
2(b)	<ul style="list-style-type: none"> ∞ Only one (separate) processor / not many separate processors (is not massively parallel) 1 ∞ Quad core computer system // processing units share the same bus 1 <p>1 mark for each point, max 2</p>	2
2(c)	<ul style="list-style-type: none"> ∞ Split into blocks of code ∞ ... that can be processed simultaneously ... ∞ ... instead of sequentially ∞ Each block is processed by a different processor ∞ which allows each of the many processors to simultaneously process the different blocks of code independently ∞ Requires both parallelism and co-ordination <p>1 mark for each point, max 2</p>	2

2(d)	1 mark for identification of hardware issue, for example: <ul style="list-style-type: none"> ∞ Communication between the different processors is the issue 1 mark for further explanation from: <ul style="list-style-type: none"> ∞ Each processor needs a link to every other processor ∞ Many processors require many of these links ∞ Challenging topology 	2
------	--	----------

Answer 8

2(a)	<table border="1"> <thead> <tr> <th data-bbox="358 676 727 728">Description</th> <th data-bbox="727 676 1291 728">Type of processor</th> </tr> </thead> <tbody> <tr> <td data-bbox="358 728 727 850">It has a simplified set of instructions.</td> <td data-bbox="727 728 1291 850"></td> </tr> <tr> <td data-bbox="358 850 727 972">Emphasis is on the hardware rather than the software.</td> <td data-bbox="727 850 1291 972"></td> </tr> <tr> <td data-bbox="358 972 727 1094">It makes extensive use of general purpose registers.</td> <td data-bbox="727 972 1291 1094"></td> </tr> <tr> <td data-bbox="358 1094 727 1218">Many instruction formats are available.</td> <td data-bbox="727 1094 1291 1218"></td> </tr> <tr> <td data-bbox="358 1218 727 1350"></td> <td data-bbox="727 1218 1291 1350"> <div data-bbox="1027 850 1242 942">CISC</div> <div data-bbox="1027 1033 1242 1161">RISC</div> </td> </tr> </tbody> </table> <p data-bbox="365 1318 690 1350">1 mark for each correct line</p>	Description	Type of processor	It has a simplified set of instructions.		Emphasis is on the hardware rather than the software.		It makes extensive use of general purpose registers.		Many instruction formats are available.			<div data-bbox="1027 850 1242 942">CISC</div> <div data-bbox="1027 1033 1242 1161">RISC</div>	4
Description	Type of processor													
It has a simplified set of instructions.														
Emphasis is on the hardware rather than the software.														
It makes extensive use of general purpose registers.														
Many instruction formats are available.														
	<div data-bbox="1027 850 1242 942">CISC</div> <div data-bbox="1027 1033 1242 1161">RISC</div>													
2(b)(i)	<p data-bbox="365 1379 708 1411">One mark per point – max 2</p> <ul style="list-style-type: none"> <li data-bbox="365 1440 886 1472">∞ Pipelining is instruction level parallelism <li data-bbox="365 1472 1284 1503">∞ Execution (A: processing) of an instruction is split into a number of stages <li data-bbox="365 1503 1284 1564">∞ When first stage for an instruction is completed the first stage of the next instruction can start executing <li data-bbox="365 1564 1187 1625">∞ Another instruction can start executing before the previous one is finished <li data-bbox="365 1625 1273 1654">∞ Processing of a number of instructions can be concurrent / simultaneous 	2												

2(b)(ii)	<div> <div>Time Interval</div> <div> <div>Stage</div> <div> <div>1</div> <div>2</div> <div>3</div> <div>4</div> <div>5</div> <div>6</div> <div>7</div> <div>8</div> </div> </div> <table> <tr> <td>Fetch instruction</td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read registers and decode instruction</td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Execute instruction</td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Access operand in memory</td> <td></td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> </tr> <tr> <td>Write result to register</td> <td></td> <td></td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> </tr> </table> <div> D at time interval 1 (1) D and E in second row (in that order) (1) Remainder completed correctly (1) </div> </div>								Fetch instruction	D	E							Read registers and decode instruction		D	E						Execute instruction			D	E					Access operand in memory				D	E				Write result to register					D	E			3
Fetch instruction	D	E																																																				
Read registers and decode instruction		D	E																																																			
Execute instruction			D	E																																																		
Access operand in memory				D	E																																																	
Write result to register					D	E																																																
2(c)(i)	<div>Two from:</div> <div> <div>∞</div> <div>The result of the first addition is not stored in (register) r3 (1)</div> <div>∞</div> <div>Before the next instruction needs to load value from r3 (1)</div> <div>∞</div> <div>There is a data dependency issue (1)</div> <div>∞</div> <div>r3 is being fetched and stored on the same clock pulse (1)</div> </div>								2																																													
2(c)(ii)	<div>The third instruction is not dependent on the first two, therefore, instruction 2 and 3 need to be swapped</div>								1																																													

Abswer 9

3(a)(i)	<p>A: Guest (operating system) (1) B: Host (operating system) (1)</p>	2
3(a)(ii)	<p>One mark for each valid point, max 3</p> <ul style="list-style-type: none"> ∞ Guest OS (A) handles request as if it were running on its own physical machine // guest OS (A) is not aware it is running on a virtual platform ∞ Guest OS (A) handles the request as usual ∞ I/O requests are translated by the virtual machine software ∞ Into instructions executed by host OS (B) ∞ Host OS (B) retrieves the data from the file ∞ Host OS (B) passes the data to the virtual machine software ∞ The virtual machine software passes the data to the guest OS (A) ∞ Guest OS passes the data to the application 	3
3(b)(i)	<p>One mark from:</p> <ul style="list-style-type: none"> ∞ Because software can be tried on different OS using same hardware ∞ Because no need to purchase / request all sorts of different hardware ∞ Easier to recover if software causes system crash ∞ VM provides protection to other software / host OS from malfunctioning software 	1

3(b)(ii)	<p>Max 2 marks per limitation, max 2 limitations – max 4 marks</p> <p>Virtual machine may not be able to emulate some hardware ... So that hardware cannot be tested using a virtual machine ... By relevant example, e.g. developing hardware drivers</p> <p>Using virtual machine means execution of extra code // processing time increased ... so cannot accurately test speed of real performance</p> <p>A virtual machine might not be as efficient ... By relevant example, e.g. might not be able to access sufficient memory</p>	4
----------	--	----------


Answer 10

3 (a) (i)	<p>Examples: Create / delete virtual machine Existing hardware made available to guest OS // hardware emulation Ensures each virtual machine is protected from actions of another virtual machine</p>	<p>1 1 1 Max 2</p>
(ii)	<p>Guest operating system: An operating system running in a virtual machine // Controls virtual hardware // OS is being emulated</p> <p>Host operating system: The operating system that is actually controlling the physical hardware // the operating system for the physical machine// the OS running the VM software</p> <p>Guest OS is running under the Host OS software</p>	<p>1</p> <p>1</p> <p>1 Max 2</p>
(b) (i)	<p>Examples: Trial/use alternative replacement operating system(s) ... Test to identify possible problems Much easier to create VM with a new OS than create new computer system</p> <p>Trial/use alternative replacement web server software ... Test to identify possible problems Easier to try alternative new software <u>and</u> new OS combinations</p> <p>To provide some additional service(s) Trial/test its use - description e.g. a print server</p> <p>General description point – to provide a safe environment during testing (which does not disrupt the web server service)</p>	<p>Two marks for each use</p> <p>Maximum two uses</p> <p>Max 4</p>

(ii)	Examples:	
	Using virtual machine means execution of extra code // emulation of some hardware ...	1
	Non-VM installation may not perform in the same way	1
	Execution speed slower than non-VM system	1
	Problems in judging actual response times	1
	at time of maximum traffic needs fastest possible speed	1
	Particular hardware may be difficult to emulate	1
		Max 2

Answer 11

4 (a)



[3]

(b) (i)

		Time Interval								
stage		1	2	3	4	5	6	7	8	9
Fetch instruction	A	B	C							
Decode instruction		A	B	C						
Execute instruction			A	B	C					
Access operand in memory				A	B	C				
Write result to register					A	B	C			

Completing the As (1 Mark)

B in column 2, Row 1 (1 Mark)


Remainder completed (1 Mark)

[3]

- (ii) With pipelining no of cycles = 7 [1]
Without pipelining no of cycles = $3 * 5 = 15$ [1]
No of cycles saved = 8 [1]

Answer 12

4 (a) 1 mark for correct arrow from each description



[4]

(b) (i) **Massive:** many/large number of processors // hundreds/thousands of processors [1]

(ii) **Parallel:** to perform a set of coordinated computations in parallel/simultaneously [1]

(c) processors need to be able to communicate ... [1]

so that processed data can be transferred from one processor to another [1]

suitable algorithm/program/software/design // appropriate programming language [1]

which allows data to be processed by multiple processors simultaneously [1]