## **PROCESSOR FUNDAMENTALS**

(b)	The ACC is a general purpose register. The IX is a special purpose register.
	Identify two other special purpose registers used in the fetch-execute cycle and describe their role in the cycle.
	Register 1
	Role
	Register 2
	Role
	[4]
Que	stion 2
(iii)	The peripheral devices are plugged into USB ports of the computer.
	Describe <b>two</b> benefits of connecting the peripheral devices using a USB port.
	1

Billy	's computer has several ports.
(i)	State the purpose of a port.
	[1]
(ii)	Identify <b>one</b> type of port.
	[1]
estic	on 4
The	fetch-execute cycle is shown in register transfer notation.
01	MAR ← [PC]
02	PC ← [PC] - 1
03	MDR ← [MAR]
04	CIR ← [MAR]
(a)	There are three errors in the fetch-execute cycle shown.
	Identify the line number of each error and give the correction.
	Line number
	Correction
	Line number
	Correction
	Line number
	Correction
	[3]
(b)	A processor's instruction set can be grouped according to their function. For example, one group is the input and output of data.
	Identify two other groups of instructions.
	1
	2
	[2]
	(i) (ii) (iii)  estic The 01 02 03 04 (a)

(c)	The	processor handles interrupts within the fetch-execute cycle.
	(i)	Give <b>one</b> example of a hardware interrupt and <b>one</b> example of a software interrupt.
		Hardware
		Software
		[2
	(ii)	Explain how the processor handles an interrupt.
		[5

#### **Question 6**

- 1 Von Neumann is an example of a computer architecture.
  - (a) The diagram has registers used in Von Neumann architecture on the left and descriptions on the right.

Draw one line to match each register with its correct description.

		riegistei	Description	
			Stores the data that has just been read from memory, or is about to be written to memory	
	С	current Instruction Register		_ 
			Stores the instruction that is being decoded and executed	
	ı	Memory Address Register	Stores the address of the input device from	7
			which the processor accesses the instruction	
		Program Counter	Stores the address of the next instruction to be read	
		Memory Data Register	Stores the address of the memory location about to be written to or read from	
				[4]
(b)		ny components of the compute mple of a bus is an address bus	r system transfer data between them using buse	s. One
	(i)	Name two other buses that exi	st within a computer and give the purpose of each	
		Bus 1		
		Purpose		
		Bus 2		
		Purpose		
				[4]
	(ii)	State the benefit of increasing	the address bus width from 16 bits to 32 bits.	
				[1]

(ii) Explain what is meant by the term register.  (b) (i) Explain the purpose of the Memory Data Register (MDR).  (ii) Name two registers, other than the MDR, that are used in the fetch-execute cycle. Register 1  Register 2  (c) X is a register. The current contents of X are:  1 0 0 0 1 1 1  (i) The current contents of register X represent an unsigned binary integer. Convert the value in X into denary.  (iii) The current contents of register X represent a Binary Coded Decimal. Convert the value in X into denary.	The	Von	Neumann m	odel us	es a s	eries	of reg	isters.					
(ii) Name two registers, other than the MDR, that are used in the fetch-execute cycle. Register 1 Register 2  (c) X is a register. The current contents of X are:  1 0 0 0 1 1 1  (i) The current contents of register X represent an unsigned binary integer. Convert the value in X into denary.  (ii) The current contents of register X represent a Binary Coded Decimal. Convert the value in X into denary.	(a)	Ехр	lain what is n	neant b	y the t	term n	egiste	er.					
(ii) Name two registers, other than the MDR, that are used in the fetch-execute cycle. Register 1 Register 2  (c) X is a register. The current contents of X are:  1 0 0 0 1 1 1  (i) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (ii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.													
Register 1  Register 2  (c) X is a register. The current contents of X are:  1 0 0 0 0 1 1 1 1  (i) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (ii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.	(b)	(1)	Explain the	purpose	of th	e Men	nory E	ata R	egiste	r (MD	R).		
Register 1  Register 2  (c) X is a register. The current contents of X are:  1 0 0 0 0 1 1 1 1  (i) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (ii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.		an.						IDD .					
(c) X is a register. The current contents of X are:  1 0 0 0 0 1 1 1  (i) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (ii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.		(11)							nat ar	e use	a in tr	e tetch-execute cyck	D.
(ii) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (iii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.			Register 2 .										
(ii) The current contents of register X represent an unsigned binary integer.  Convert the value in X into denary.  (iii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.	(a)	X is	a register. T	he curre	ent co	ntents	of X	are:					
(iii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.				1	0	0	0	0	1	1	1	]	
(iii) The current contents of register X represent a Binary Coded Decimal.  Convert the value in X into denary.  (iii) The current contents of register X stores a two's complement binary integer.		(1)						oresen	t an u	ınsign	ed bir	nary integer.	
(iii) The current contents of register X stores a two's complement binary integer.													
(iii) The current contents of register X stores a two's complement binary integer.		(ii)						reser	t a Bi	nary (	oded	Decimal.	
Convert the value in X into denary.	(	(III)	The current	content	s of n	egister	r X sto				lemer		
			Convert the	value ir	ı X int	to den	ary.						

3	A co	emputer is designed using the Von Neumann model.
	(a)	Describe the role of the Arithmetic and Logic Unit (ALU) and Control Unit (CU) in the Von Neumann model.
		ALU
		CU
		[4]
	(b)	Describe the role of the Status Register and Program Counter (PC).
		Status Register
		PC
		[4]

4		udent				
					ps of the fetch stage of the fetch-execute (FE) cycle in register trans ade some errors.	sfe
		Lin	e 1	MDR -	[PC]	
		Lin	e 2	PC ←	PC + 1	
		Lin	e 3	MDR ←	[MAR]	
		Lin	e 4	CIR -	PC	
	(a)		tify the I each erro		s of three errors that the student has made. Write the correct notal	tio
	L	ine r	number	of error	Correct notation	
	H					
	$\Box$					T-M
						[3
	(b)	One	stage o	f the FE cy	cle includes checking for interrupts.	
		(1)	Give th	ree differen	t events that can generate an interrupt.	
			1			
			2			
			2			[3
		(ii)	2 3			[3
		(ii)	2 3			[3
		(ii)	2 3			[3
		(ii)	2 3 Explain	how interru		[3
		(ii)	2 3 Explain	how interru	upts are handled during the fetch-execute cycle.	[3
		(ii)	2 3 Explain	how interru	upts are handled during the fetch-execute cycle.	[3
		(ii)	2 3 Explain	how interru	upts are handled during the fetch-execute cycle.	[3
		(ii)	2 3 Explain	how interru	upts are handled during the fetch-execute cycle.	[3
		(ii)	2  3  Explain	how interru	upts are handled during the fetch-execute cycle.	[3
		(ii)	2  3  Explain	how interru	upts are handled during the fetch-execute cycle.	[3

(c) The processor uses buses in the FE cycle.

The diagram shows three buses and two descriptions.

Draw one line from each bus to its appropriate description.

Control bus

Unidirectional (one direction)


Address bus

Bidirectional (two directions)

[2]

The	etch-execute (FE) cycle uses special purpose registers.
(a)	The stages in the FE cycle are shown in register transfer notation.
	MAR ← []
	PC ← PC + 1
	← [ [MAR] ]
	← [MDR]
	(i) The steps shown in part (a) are incomplete.
	Write the missing register names in the spaces in part (a).
	ii) The third instruction [ [MAR] ] has double brackets.
	State the purpose of the double brackets.
	[1
(b)	One stage of the FE cycle includes checking for interrupts.
	State what is meant by an <b>interrupt</b> .
	[2

4 (a) The diagram shows the components and buses found inside a typical Personal Computer (PC).




Some components and buses only have labels A to F to identify them.

For each label, choose the appropriate title from the following list. The title for label **D** is already given.

- Control bus
- System clock
- Data bus
- Control unit
- Main memory
- Secondary storage

A		
В		
С		
D	Address bus	
E		
F	[5]	

4 The following diagram shows the components and buses found inside a typical personal computer (PC).




(a) Some components and buses only have labels A to F to identify them.

For each label, choose the appropriate title from the following list. The title for label D is already given.

- Control bus
- Address bus
- Arithmetic Logic Unit (ALU)
- General purpose registers
- Secondary storage
- System clock

	A		
	В		
	C		
	D	Data bus	
	E		
	F	[5]	
(b)	Cloc	k speed is a factor that affects the performance of a PC. Explain this statement.	

4 (a) The diagram shows the components and buses found inside a typical Personal Computer (PC).



Some components and buses only have labels A to F to identify them.

For each label, choose the appropriate title from the following list. The title for label **D** is already given.

- Control bus
- System clock
- Data bus
- Control unit
- Main memory
- Secondary storage

A	
В	
C	
D	Address bus
E	
F	[5]

(a)		e how special purpose registers are used in the fetch stage of the fetch-execute cycle
	•••••	
		[4]
(-)		statements A, B, C and D to complete the description of how the fetch-execute cycle an interrupt.  the address of the Interrupt Service Routine (ISR) is loaded to the Program Counter (PC).
	В	the processor checks if there is an interrupt.
	С	when the ISR completes, the processor restores the register contents.
	D	the register contents are saved.
	If the int	nd of the cycle for the current instruction

#### **Question 15**

(	of a computer system.
١	Width of the data bus
•	Clock speed
	[3]

8 (a) Explain how the width of the data bus and system clock speed affect the performance

(c) The table shows six stages in the von Neumann fetch-execute cycle.

Put the stages into the correct sequence by writing the numbers 1 to 6 in the right hand column.

Description of stage	Sequence number
the instruction is copied from the Memory Data Register (MDR) and placed in the Current Instruction Register (CIR)	
the instruction is executed	
the instruction is decoded	
the address contained in the Program Counter (PC) is copied to the Memory Address Register (MAR)	
the value in the Program Counter (PC) is incremented so that it points to the next instruction to be fetched	
the instruction is copied from the memory location contained in the Memory Address Register (MAR) and is placed in the Memory Data Register (MDR)	

[6]


5 (a)	Na	me and describe three buses used in the von Neumann model.	
Bus	1		
Desc	cript	ion	••
			••
Bus	2		
Desc	cript	ion	••
Bus :	3		
		ion	
	•		
•••••	•••••	[6	o]
(b)		sequence of operations shows, in register transfer notation, the fetch stage of the cute cycle.	e fetch-
	1	MAR ← [PC]	
	3	$PC \leftarrow [PC] + 1$ $MDR \leftarrow [[MAR]]$	
	4	CIR ← [MDR]	
	• 8	[register] denotes contents of the specified register or memory location step 1 above is read as "the contents of the Program Counter are copied to the Maddress Register"	lemory
	(i)	Describe what is happening at step 2.	
			[1]
	(ii)	Describe what is happening at step 3.	
			[1]

(iii) Describe what is happening at step 4.			
		[1]	
(c)	Des	scribe what happens to the registers when the following instruction is executed:	
	LDD	35	
			[2]
(d)	(1)	Explain what is meant by an interrupt.	
			[2]
	(ii)	Explain the actions of the processor when an interrupt is detected.	
			·
			[4]

[4]

#### **Question 17**

2 (a)



The diagram above shows a simplified form of processor architecture.

Name the three buses labelled A, B and C.

A	
В	
С	[3]

(b) State the role of each of the following special purpose registers used in a typical processor.

oracle and the control and the control of the contr
Program Counter
Memory Data Register
Current Instruction Register
Memory Address Register

2	(a)	Describe how buffers and interrupts are used when printing a large document stored on a hard drive.
		TA'
		[4]
Qu	estic	on 19
1	Des	scribe the function of the following parts of a processor:
	(i)	control unit
		[1]
	(ii)	main memory unit
		[1]
	(iii)	arithmetic and logic unit (ALU)
		[1]

I	(a)	Des	scribe the terms buffer and interrupt.
		buff	er
		inte	rrupt
		•••••	[2]
	(b)	(i)	Explain the role of the buffer and interrupts when a large document of over 200 pages is sent to a laser printer.
			[3]
		(ii)	The use of two buffers would speed up the printing process.
			Explain why.
			[2]

5	(a)	What is meant by an interrupt?
		[1]
	(b)	A user starts the printing of a document, and then carries on editing a second document while printing continues.
		Explain how interrupts make this possible.
		[4]