Hardware and virtual machines


Question 1

5	Complete these three statements about computer processors.	
	A processor with a few simple fixed-length instructions that have a small number of instruc-	ction
	formats is called a processor.	
	A processor with many complex variable-length instructions that has many instruction formation	ts is
	called a	
	Instruction-level parallelism, applied to the execution of instructions during the fetch-execute cy	/cle,
	is called	[3]
Qu	estion 2	[-]
5	Complete these statements about a virtual machine.	
	A virtual machine is that emulates a	
	computer system.	
	A virtual machine allows multiple operating systems to run	
	on one computer using a operating system.	[4]

6 Mahmoud is developing a new application, MyApp, that needs to work with three different operating systems (OS1, OS2 and OS3).

He has decided to use virtual machine software to test MyApp with these three different operating systems.

The diagram shows MyApp running on three virtual machines.



(a)	diagram.
	[3]
(b)	Describe the role of the virtual machine software in the testing of MyApp.

(c)	Explain one benefit and one drawback of this	approach to testi	ng MyApp.	
	Benefit			
	Drawback			
				[4
uesti	on 1			
	RISC (Reduced Instruction Set Computing) a re two types of processor.	na CISC (Comple	ex instruction Set (Jomputing
Т	ick (✓) one box in each row to show if the sta	atement applies to	RISC or CISC pro	ocessors.
	Statement	RISC	CISC	
	Larger instruction set			
	Variable length instructions			
	Smaller number of instruction formats			
	Pipelining is easier			
	Microprogrammed control unit			
	Multi-cycle instructions			
				[3
(b)	In parallel processing, a computer can have	multiple processo	rs running in paral	lel.
	(i) State the four basic computer architectu			
	1			
	2			
	3			
	4			

(ii)		scribe what is meant by a massively parallel compu	ter.
	tion		moutor orabitanturos
(a)		following incomplete table shows descriptions relating to complete the table by inserting the appropriate terms.	imputer architectures.
		Description	Term
	A	There are several processors. Each processor executes different sets of instructions on one set of data at the same time.	
	В	The processor has several ALUs. Each ALU executes the same set of instructions on different sets of data at the same time.	
	С	There is only one processor. The processor executes one set of instructions on one set of data.	
	D	 There are several processors. Each processor executes a different set of instructions. Each processor operates on different sets of data. 	
			[4
(b)		te three characteristics of massively parallel computers.	
	0		

5	(a)	Most desktop or laptop computers use CISC (Complex Instruction Set Computing architecture. Most smartphones and tablets use RISC (Reduced Instruction Set Computing).	
		State four features that are different for the CISC and RISC architectures.	
		1	
		2	
		3	
		4	
		[4	

(b) In a RISC processor, four instructions (A, B, C, D) are processed using pipelining.

The following table shows five stages that take place when instructions are fetched and executed. In time interval 1, instruction A has been fetched.

(i) In the table, write the instruction labels (A, B, C, D) in the correct time interval for each stage. Each operation only takes one time interval.

Stage —		Time interval									
Stage	1	2	3	4	5	6	7	8	9		
Fetch instruction	Α										
Decode instruction											
Execute instruction											
Access operand in memory											
Write result to register											

(ii) When completed, the table in part (b)(i) shows how pipelining allows instructions to carried out more rapidly. Each time interval represents one clock cycle.					
	Calculate how many clock cycles are saved by using pipelining in the example in part (b)(i).				
	Show your working.				
	Working				
	Answer[3]				

(c) The table shows four statements about computer architecture.

Put a tick (\checkmark) in each row to identify the computer architecture associated with each statement.

Statement	,	Architecture	Э
Statement	SIMD	MIMD	SISD
Each processor executes a different instruction			
There is only one processor			
Each processor executes the same instruction input using data available in the dedicated memory			
Each processor typically has its own partition within a shared memory			

	Description	Computer architecture
	Most parallel computer systems use this architecture.	SIMD
	Widely used to process 3D graphics in video games.	MIMD
	A microprocessor is used to control a washing machine.	MISD
	There are a number of processing units. Each processing unit executes the same instruction but on different data.	SISD
		[4
)	A computer has a single processor that contain	s four processing units.
	Explain why this is not an example of a massiv	ely parallel computer.

(c)	An application has previously executed transferred onto a massively parallel comp		computer.	The applica	tion will be
	The program code used in the application the massively parallel computer is fully use		updated to	ensure that	the power of
	Explain what changes will be required to the	ne program co	de.		
(d	 Explain one of the hardware issues that computer is to function successfully. 	t will have to	be overcon	ne if a massi	vely parallel
Oues	tion 8				[2]
_		tions and two t	unos of pro	oossor	
2 (a)	The following diagram shows four descript				
	Draw lines to connect each description to	the appropriate	e type of pro	ocessor.	
	Description		Type	of processor	•
	It has a simplified set of instructions.				
	Emphasis is on the hardware rather than the software.			CISC	
	It makes extensive use of general purpose registers.			RISC	
	Many instruction formats are available.				[4]


(b) In a	a RISC	processor, ins	tructions are p	oroces	sed us	sing pi	pelinir	ng.				
(i)	Expl	ain what is mea	ant by pipelini	ing.								
												[2]
410												
(ii)		following table cuted. The table							ructio	ns are	etecn	ed and
	Two	instructions, D	followed by E	E, are f	etche	d and	execu	uted. 7	Γhe 'E	in th	e inco	mplete
		shows that ins										·
	Com	plete each row	of the table.									
							Tim	e inte	rval			
		Stage		1	2	3	4	5	6	7	8	,
Feto	ch inst	ruction			Е							
Rea	d regi	sters and decod	le instruction									
Exe	cute ir	struction										
Acc	ess op	erand in memo	ry									
Writ	e resu	It to register										
The ins		on set for a F	RISC process	or tha	t allov	ws pij	oelinin	g inc	ludes	the f	followi	[3] ing
IIIStruct	1011.			I								
	-	Instruction Explanation										
Орс	ode	Opera	ands									
	ADD	<dest>, <or< td=""><th>o1>, <op2></op2></th><td colspan="5">Place the result in register dest.</td></or<></dest>	o1>, <op2></op2>	Place the result in register dest.								
		ntains the follow	ving three inst	ruction	IS.							

ADD r5, r4, r3

ADD r10, r9, r8

(Explain why pipelining fails for the first two instructions.
	[2]
(ii)	The instructions were produced by a compiler after translation of a high-level language program.
	The compiler is not capable of code optimisation.
	State how the code from the compiler could have been optimised to overcome the problem in part (c)(i) .
	[1]


3 (a) This diagram shows how applications P, Q and a software development environment can be run on a virtual machine system.



(i)	Sta	ate the operating systems labelled A and B in the diagram.	
	A		
	В		
/ **\			[2]
(ii)	Ар	plication P is executing and requests data from a file.	
		escribe what happens after A operating system 1 has received the data reque am the application.	st
		[၂
(b)	A so	oftware development company uses virtual machines to produce software.	
	(i)	State one benefit to the company.	
			[1]
	(ii)	Explain two limitations of this approach.	
		Limitation 1	
		Limitation 2	
		Limitation 2	

[4]

3 (a) The following diagram shows how applications X, Y and Z can run on a virtual machine system.



(i)	The virtual	machine	software	undertakes	many	tasks.
-----	-------------	---------	----------	------------	------	--------

Describe two of these tasks.

Task 1	
	••••
Fask 2	
	.[2

 Explain system	difference	between	а	guest	operating	system	and	а	host	operatin

(b)	con	ompany uses a computer as a web server. The manufacturer will no longer support the nputer's operating system (OS) in six months' time. The company will then need to decide a replacement OS.
	The	e company is also considering changing the web server software when the OS is changed.
	Wh	enever any changes are made, it is important that the web server service is not disrupted.
	In c	leveloping these changes, the company could use virtual machines.
	(i)	Describe two possible uses of virtual machines by the company.
		Use 1
		Use 2
		[4]
Т	he w	veb server often has to handle many simultaneous requests.
(ii		The company uses a virtual machine to test possible solutions to the changes that they vill need to make.
	E	explain one limitation of this approach.
		[2]
	•	[-]

(a) Three descriptions and two types of processor are shown below.

Draw a line to connect each description to the appropriate type of processor.

Description						Туре	of pro	ocess	or	
Makes extensive use of general purpose registers							RIS	0		
Many addressing modes are available							CISC	0		
Has a simplified set of instructions										[3]
 In a RISC processor three instrupipelining. The following table shows the executed. (i) The 'A' in the table indicates Complete the table to show 	five s	stages	that	occur has l	wher	n inst	ruction	ns are	fetch	ed and
B, C) is carried out.			torvar		e inte			Cacin		non (A,
	_						7	0	9	
Stane	1	1 2	1 3		l 5	l 6				
Stage Fetch instruction	1 A	2	3	4	5	6	/	8	9	
		2	3	4	5	6	7	8	9	
Fetch instruction		2	3	4	5	6	,	8	9	
Fetch instruction Decode instruction		2	3	4	5	6	/	8	9	
Fetch instruction Decode instruction Execute instruction		2	3	4	5	6	7	8	9	
Fetch instruction Decode instruction Execute instruction Access operand in memory	A	/ pipe	elining	allov	ws ins					[3] ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows rapidly. Each time interval re	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows rapidly. Each time interval re Calculate how many clock cy	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows rapidly. Each time interval re Calculate how many clock cy	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows rapidly. Each time interval re Calculate how many clock cy	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r
Fetch instruction Decode instruction Execute instruction Access operand in memory Write result to register The completed table shows rapidly. Each time interval re Calculate how many clock cy	A	/ pipe	elining	allov	ws insycle.	struct	ions	to be	carri	ed out r

(a) Four descriptions and four types of computer architecture are shown below. Draw a line to connect each description to the appropriate type of computer architecture. Description Computer architecture A computer that does not have the ability for SIMD parallel processing. The processor has several ALUs. Each ALU executes the same instruction but on different **MISD** data. There are several processors. Each processor executes different instructions drawn from a SISD common pool. Each processor operates on different data drawn from a common pool. There is only one processor executing one MIMD set of instructions on a single set of data. [4] (b) In a massively parallel computer explain what is meant by: Massive[1] (ii) Parallel[1]

(c)	There are both hardware and software issues that have to be considered for parallel processing to succeed.
	Describe one hardware and one software issue.
	Hardware
	Software
	[4]

Answer 1

RISC / reduced instruction set computer CISC / complex instruction set computer Pipelining	3
--	---

Answer 2

5	Software / a program Physical / different	4	
	Guest Host		

6(a)	Max three, one mark for role, one mark for expansion OS1, OS2 and OS3 are guest operating systems secondary to the one installed on the hardware OS4 is the host operating system interacts directly with the machine hardware MyApp needs to run on all three guest operating systems with identical results	3
6(b)	Any three from Create/delete/manage virtual machine Translate instructions used by guest operating system to that required by host operating system Hardware emulation Protecting each virtual machine so instances of MyApp can be tested together	3
6(c)	One mark for benefit and one mark for relevant explanation One mark for drawback one mark for relevant explanation For example: Benefit: multiple operating systems can exist simultaneously allowing for testing using the same hardware only one set of hardware required reduces cost of producing the app // no need to set up more than one computer Drawback: execution of extra code so performance is degraded // more time taken to execute the app // cannot make judgements about response time etc	4

7(a)	2 marks	for 2/3 rows correct for 4/5 rows correct for 6 correct rows			3
		Statement	RISC	CISC	
		Larger instruction set		~	
		Variable length instructions		✓	
		Smaller number of instruction formats	✓		
		Pipelining is easier	✓		
		Microprogrammed control unit		~	
		Multi-cycle instructions		~	
7(b)(i)		per bullet point			4
	∞ SIM ∞ MIS	D // Single instruction single data ID // Single instruction multiple data SD // Multiple instruction single data AD // Multiple instruction multiple data			
7(b)(ii)	1 mark	per bullet point (max 3)			3
	∞ V	e number of processors working collaboratively on the same program working together simultaneously on the san communicating via a messaging interface			

Description	Term
There are several processors. Each processor executes different sets of instructions on one set of data at the same time.	MISD
The processor has several ALUs. Each ALU executes the same set of instructions on different sets of data at the same time.	SIMD
There is only one processor. The processor executes one set of instructions on one set of data.	SISD
There are several processors. Each processor executes a different set of instructions. Each processor operates on different sets of data.	MIMD

9(b)	1 mark per bullet point to max 3	3
	 A large number of processors Collaborative processing // coordinated simultaneous processing Network infrastructure Communicate using a message interface / by sending messages 	

5(a)	1 mark per bullet point to max 4:									
. ,	RISC has fewer instructions	// CISC has more instructions								
	RISC has many registers	// CISC has few registers								
	RISCs instructions are simpler	// CISC's instructions are more complex								
	RISC has a few instruction formats	// CISC has many instruction formats								
	 RISC usually uses single-cycle instructions 	// CISC uses multi-cycle instructions								
	RISC uses fixed-length instructions	// CISC uses variable-length instructions								
	RISC has better pipelineability	// CISC has poorer pipelineability								
	RISC requires less complex circuits	// CISC requires more complex circuits								
	RISC has fewer addressing modes	// CISC has more addressing modes								
	RISC makes more use of RAM	// CISC makes more use of cache/less use of RAM								
	 RISC has a hard-wired control unit 	// CISC has a programmable control unit								
	RISC only uses load and store instructions to address memory // CISC has many types of instructions to address memory									

5(b)(i)

1 mark per bullet point:

- Completing the As correctly
 B in column 2, row 1 no other Bs in row 1
- Remainder correctly completed


	Time interval												
Stage	1	2	3	4	5	6	7	8	9				
Fetch instruction	Α	В	С	D									
Decode instruction		Α	В	С	D								
Execute instruction			Α	В	С	D							
Access operand in memory				Α	В	С	D						
Write result to register					A	В	С	D					

5(b)(ii)


1 mark per bullet point:

- Correct number of cycles for pipelining 8
- Correct number of cycles without pipelining $4 \times 5 = 20$ No of cycles saved 20 8 = 12

1 mark for each row											
04-4	Architecture										
Statement	SIMD	MIMD	SISD								
Each processor executes a different instruction		✓									
There is only one processor			✓								
Each processor executes the same instruction input using data available in the dedicated memory	~										
Each processor typically has its own partition within a shared memory		~									



	2(d)	1 mark for identification of hardware issue, for example:	2							
		1 mark for further explanation from:								
		Each processor needs a link to every other processor								
		many processors require many of these links								
L		2.12.13.13.13.13.13.13.13.13.13.13.13.13.13.								



2(b)(ii)	Time Interval										3
	Stage	1	2	3	4	5	6	7	8		
	Fetch instruction	D	E								
	Read registers and decode instruction		D	Е							
	Execute instruction			D	Е						
	Access operand in memory				D	Е					
	Write result to register					D	Ε				
D at time interval 1 (1) D and E in second row (in that order) (1) Remainder completed correctly (1)											
2(c)(i)	Two from:										2
	 ™ The result of the first addition is not stored in (register) r3 (1) ™ Before the next instruction needs to load value from r3 (1) ™ There is a data dependency issue (1) ™ r3 is being fetched and stored on the same clock pulse (1) 										
2(c)(ii)	The third instruction is not depend and 3 need to be swapped	The third instruction is not dependent on the first two, therefore, instruction 2 and 3 need to be swapped									

Abswer 9


3(a)(i)	A: Guest (operating system) (1) B: Host (operating system) (1)	2
3(a)(ii)	One mark for each valid point, max 3 Guest OS (A) handles request as if it were running on its own physical machine // guest OS (A) is not aware it is running on a virtual platform Guest OS (A) handles the request as usual I/O requests are translated by the virtual machine software Into instructions executed by host OS (B) Host OS (B) retrieves the data from the file Host OS (B) passes the data to the virtual machine software The virtual machine software passes the data to the guest OS (A) Guest OS passes the data to the application	3
3(b)(i)	One mark from: Decause software can be tried on different OS using same hardware Because no need to purchase / request all sorts of different hardware Easier to recover if software causes system crash VM provides protection to other software / host OS from malfunctioning software	1

3(b)(ii)	Max 2 marks per limitation, max 2 limitations – max 4 marks	4
	Virtual machine may not be able to emulate some hardware So that hardware cannot be tested using a virtual machine By relevant example, e.g. developing hardware drivers	
	Using virtual machine means execution of extra code // processing time increased so cannot accurately test speed of real performance	
	A virtual machine might not be as efficient By relevant example, e.g. might not be able to access sufficient memory	

3 ((a) (i)	Examples: Create / delete virtual machine Existing hardware made available to guest OS // hardware emulation Ensures each virtual machine is protected from actions of another virtual machine	1 1 1 Max 2
	(ii)	Guest operating system: An operating system running in a virtual machine // Controls virtual hardware // OS is being emulated	1
		Host operating system: The operating system that is actually controlling the physical hardware // the operating system for the physical machine// the OS running the VM software	1
		Guest OS is running under the Host OS software	1 Max 2
	(b) (i)	Examples: Trial/use alternative replacement operating system(s) Test to identify possible problems Much easier to create VM with a new OS than create new computer system	Two marks for each use
		Trial/use alternative replacement web server software Test to identify possible problems Easier to try alternative new software and new OS combinations	Maximum two uses
		To provide some additional service(s) Trial/test its use - description e.g. a print server	
		General description point – to provide a safe environment during testing (which does not disrupt the web server service)	Max 4

(ii)	Examples: Using virtual machine means execution of extra code // emulation of some hardware	1
	Non-VM installation may not perform in the same way Execution speed slower than non-VM system Problems in judging actual response times at time of maximum traffic needs fastest possible speed	1 1 1
	Particular hardware may be difficult to emulate	1 Max 2

4 (a)



(b) (i)


Time Interval

stage	1	2	3	4	5	6	7	8	9	
Fetch instruction	Α	В	С							
Decode instruction		Α	В	С						
Execute instruction			Α	В	С					Completing the As (1 Mark)
Access operand in memory				Α	В	С				B in column 2, Row 1 (1 Mark)
Write result to register					Α	В	С			Remainder completed (1 Mark)
										[3]

```
(ii) With pipelining no of cycles = 7
Without pipelining no of cycles = 3 * 5 = 15
No of cycles saved = 8

[1]
```

4 (a) 1 mark for correct arrow from each description



suitable algorithm/program/software/design // appropriate programming language

which allows data to be processed by multiple processors simultaneously

[1]

[1]