Answer 1

	RISC / reduced instruction set computer	3
	 CISC / complex instruction set computer 	
	Pipelining	

Answer 2

5	Software / a program	4	
	Physical / different Guest		
	Host		

1		
6(a)	Max three, one mark for role, one mark for expansion OS1, OS2 and OS3 are guest operating systems secondary to the one installed on the hardware OS4 is the host operating system interacts directly with the machine hardware MyApp needs to run on all three guest operating systems with identical results	3
6(b)	Any three from Create/delete/manage virtual machine Translate instructions used by guest operating system to that required by host operating system Hardware emulation Protecting each virtual machine so instances of MyApp can be tested together	3
6(c)	One mark for benefit and one mark for relevant explanation One mark for drawback one mark for relevant explanation For example: Benefit: multiple operating systems can exist simultaneously allowing for testing using the same hardware only one set of hardware required reduces cost of producing the app // no need to set up more than one computer Drawback: execution of extra code so performance is degraded // more time taken to execute the app // cannot make judgements about response time etc	4

7(a)	2 marks fo	2/3 rows correct or 4/5 rows correct or 6 correct rows			3
		Statement	RISC	CISC	
	L	arger instruction set		✓	
	V	/ariable length instructions		✓	
	5	Smaller number of instruction formats	~		
	F	Pipelining is easier	✓		
	N	Microprogrammed control unit		✓	
	N	Multi-cycle instructions		✓	
7(b)(i)	∞ SISD ∞ SIMD ∞ MISD	// Single instruction single data // Single instruction multiple data // Multiple instruction single data // Multiple instruction multiple data			4
7(b)(ii)		r bullet point (max 3)			3
	∞ Large r ∞ wor	number of processors rking collaboratively on the same prograr rking together simultaneously on the sam mmunicating via a messaging interface			

Description	Term
There are several processors. Each processor executes different sets of instructions on one set of data at the same time.	MISD
The processor has several ALUs. Each ALU executes the same set of instructions on different sets of data at the same time.	SIMD
There is only one processor. The processor executes one set of instructions on one set of data.	SISD
There are several processors. Each processor executes a different set of instructions. Each processor operates on different sets of data.	MIMD

9(b)	1 mark per bullet point to max 3	3
	 A large number of processors Collaborative processing // coordinated simultaneous processing Network infrastructure Communicate using a message interface / by sending messages 	

5(a)	1 mark per bullet point to max 4:						
` '	RISC has fewer instructions	// CISC has more instructions					
	RISC has many registers	// CISC has few registers					
	 RISCs instructions are simpler 	// CISC's instructions are more complex					
	RISC has a few instruction formats	// CISC has many instruction formats					
	 RISC usually uses single-cycle instructions 	// CISC uses multi-cycle instructions					
	RISC uses fixed-length instructions	// CISC uses variable-length instructions					
	RISC has better pipelineability	// CISC has poorer pipelineability					
	RISC requires less complex circuits	// CISC requires more complex circuits					
	RISC has fewer addressing modes	// CISC has more addressing modes					
	RISC makes more use of RAM	// CISC makes more use of cache/less use of RAM					
	RISC has a hard-wired control unit	// CISC has a programmable control unit					
	RISC only uses load and store instructions to address memory // CISC has many types of instructions to address memory						

5(b)(i)

1 mark per bullet point:

- Completing the As correctly
 B in column 2, row 1 no other Bs in row 1
- Remainder correctly completed


	Time interval								
Stage	1	2	3	4	5	6	7	8	9
Fetch instruction	Α	В	С	D					
Decode instruction		Α	В	С	D				
Execute instruction			Α	В	С	D			
Access operand in memory				Α	В	С	D		
Write result to register					A	В	С	D	

5(b)(ii)


1 mark per bullet point:

- Correct number of cycles for pipelining 8
- Correct number of cycles without pipelining $4 \times 5 = 20$ No of cycles saved 20 8 = 12

1 mark for each row			
Chatamant	Archite	ecture	
Statement	SIMD	MIMD	SISD
Each processor executes a different instruction		✓	
There is only one processor			✓
Each processor executes the same instruction input using data available in the dedicated memory	~		
Each processor typically has its own partition within a shared memory		~	



	2(d)	1 mark for identification of hardware issue, for example:	2
		1 mark for further explanation from:	
		many processors require many of these links	
		∞ Challenging topology	
L			



2(b)(ii)				Time	e Inte	erval					3
	Stage	1	2	3	4	5	6	7	8		
	Fetch instruction	D	E]	
	Read registers and decode instruction		D	Е							
	Execute instruction			D	Е						
	Access operand in memory				D	Е					
	Write result to register					D	Е				
	D at time interval 1 (1) D and E in second row (in that ord Remainder completed correctly	ler) (1)							
2(c)(i)	Two from:										2
The result of the first addition is not stored in (register) r3 (1) Before the next instruction needs to load value from r3 (1) There is a data dependency issue (1) r3 is being fetched and stored on the same clock pulse (1)											
2(c)(ii)	The third instruction is not depend and 3 need to be swapped	lent o	on the	e first	t two	, ther	efore	e, ins	tructi	on 2	1

Abswer 9


3(a)(i)	A: Guest (operating system) (1) B: Host (operating system) (1)	2
3(a)(ii)	One mark for each valid point, max 3 Guest OS (A) handles request as if it were running on its own physical machine // guest OS (A) is not aware it is running on a virtual platform Guest OS (A) handles the request as usual I/O requests are translated by the virtual machine software Into instructions executed by host OS (B) Host OS (B) retrieves the data from the file Host OS (B) passes the data to the virtual machine software The virtual machine software passes the data to the guest OS (A) Guest OS passes the data to the application	3
3(b)(i)	One mark from: Decause software can be tried on different OS using same hardware Because no need to purchase / request all sorts of different hardware Easier to recover if software causes system crash VM provides protection to other software / host OS from malfunctioning software	1

3(b)(ii)	Max 2 marks per limitation, max 2 limitations – max 4 marks						
	Virtual machine may not be able to emulate some hardware So that hardware cannot be tested using a virtual machine By relevant example, e.g. developing hardware drivers						
	Using virtual machine means execution of extra code // processing time increased so cannot accurately test speed of real performance						
	A virtual machine might not be as efficient By relevant example, e.g. might not be able to access sufficient memory						

3 (a) (i	Examples: Create / delete virtual machine Existing hardware made available to guest OS // hardware emulation Ensures each virtual machine is protected from actions of another virtual machine	1 1 1 Max 2
(ii	An operating system running in a virtual machine // Controls virtual hardware // OS is being emulated	1
	Host operating system: The operating system that is actually controlling the physical hardware // the operating system for the physical machine// the OS running the VM software	1
	Guest OS is running under the Host OS software	1 Max 2
(b) (i	Examples: Trial/use alternative replacement operating system(s) Test to identify possible problems Much easier to create VM with a new OS than create new computer system	Two marks for each use
	Trial/use alternative replacement web server software Test to identify possible problems Easier to try alternative new software and new OS combinations	Maximum two uses
	To provide some additional service(s) Trial/test its use - description e.g. a print server	
	General description point – to provide a safe environment during testing (which does not disrupt the web server service)	Max 4

(ii)	Examples: Using virtual machine means execution of extra code // emulation of some hardware	1
	Non-VM installation may not perform in the same way Execution speed slower than non-VM system Problems in judging actual response times at time of maximum traffic needs fastest possible speed	1 1 1
	Particular hardware may be difficult to emulate	1 Max 2

4 (a)



(b) (i)


Time Interval

stage	1	2	3	4	5	6	7	8	9	
Fetch instruction	Α	В	С							
Decode instruction		Α	В	С						
Execute instruction			Α	В	С					Completing the As (1 Mark)
Access operand in memory				Α	В	С				B in column 2, Row 1 (1 Mark)
Write result to register					Α	В	С			Remainder completed (1 Mark)
	'									[3]

(ii) With pipelining no of cycles = 7
Without pipelining no of cycles = 3 * 5 = 15
No of cycles saved = 8

[1]

4 (a) 1 mark for correct arrow from each description



suitable algorithm/program/software/design // appropriate programming language

which allows data to be processed by multiple processors simultaneously

[1]

[1]