## **ANSWERS PROCESSOR FUNDAMENTALS**

## Answer 1

Question	Answer	Marks
6(b)	1 mark for correctly naming register, 1 mark for appropriate role	4
	<ul> <li>Program counter // PC</li> <li>Stores the address of the next instruction to be fetched</li> </ul>	
	<ul> <li>Memory address register // MAR</li> <li>Stores the address where data/instruction is to be read from or saved to</li> </ul>	
	<ul> <li>Memory data register // MDR</li> <li>Stores data that is about to be written to memory // Stores data that has just been read from memory</li> </ul>	
	<ul> <li>Current instruction register // CIR</li> <li>Stores the instruction that is currently being decoded/executed</li> </ul>	


2(c)(iii)	1 mark for benefit, 1 mark for expansion for max 2 benefits	4
	Fast data transfer	
	useful when transferring large files such as video files	
	Automatic connection / plug-and-play	
	so usually there is no need to install separate device drivers	
	USB is a standard adopted by many manufacturers	
	meaning all new computers will be equipped with USB ports	
	Devices may be powered or charged through USB	
	<ul> <li> so external devices may be charged while working at the computer</li> </ul>	

## **Answer 3**

2(c)(i)	1 mark	1
	<ul> <li>To provide the connection to peripheral devices</li> <li>To provide an interface between the computer and other devices</li> </ul>	
2(c)(ii)	1 mark	1
	<ul> <li>USB</li> <li>HDMI</li> <li>SCSI</li> <li>Firewire</li> <li>Ethernet</li> <li>Any other acceptable port</li> </ul>	

Question	Answer	Marks
3(a)	1 mark for each error and correction	3
	<ul> <li>Line 02 should be +1 not -1 // PC ← [PC] + 1</li> <li>Line 03 should be double brackets around MAR // MDR ← [[MAR]]</li> <li>Line 04 should be MDR not MAR // CIR ← [MDR]</li> </ul>	
3(b)	1 mark for each group to max. 2	2
	<ul> <li>Data movement</li> <li>Arithmetic operations</li> <li>(Unconditional and conditional) jump instructions</li> <li>Compare instructions</li> <li>Modes of addressing</li> </ul>	
3(c)	<ul> <li>Storing 0 in 401 (line 51)</li> <li>Loading memory location 300, value 2 to ACC (line 52)</li> <li>Adding 64 to ACC to give 66 (line 55)</li> <li>Outputting B (line 56)</li> <li>Load 0 (line 57), increment ACC (line 58) and store 1 in 401 (line 59)</li> <li>Incrementing IX (line 60)</li> <li>Loading 5 (line 52), adding 64 (line 55), outputting E (line 56) loading 1 (line 57), incrementing ACC (line 58), storing 2 in 401 (line 59) and incrementing IX (line 60)</li> <li>Load 0 (line 52) and end</li> </ul>	8

Question	Answer	Marks
4(c)(i)	1 mark for hardware interrupt 1 mark for software interrupt	2
	For example:	
	Hardware interrupt	
	∞ Printer out of paper	
	∞ No CD in drive	
	Software interrupt	
	∞ Runtime error, e.g. division by zero	
4(c)(ii)	1 mark per bullet to max 5	1 9
	At the start / end of each fetch-execute cycle the processor checks for interrupt(s)	
	Processor identifies source of interrupt	
	Processor checks priority of interrupt	
	If interrupt priority is high enough // Lower priority interrupts are disabled	
	Processor saves current contents of registers // saves current job on stack	
	∞ Processor calls interrupt handler / Interrupt Service Routine (ISR)	
	Address of ISR is loaded into Program Counter (PC)	
	When servicing of interrupt complete, processor restores registers // job from stack is restored	




Question	Answer	Marks
8(a)	Small piece / word of (fast) memory     Part of the processor     Temporary storage of data     Data is about to be / has been processed	2
8(b)(i)	Stores / holds data / instruction when fetched from memory     Stores / holds data which is being written to memory     The location accessed is the address held in the Memory Address Register (MAR)	2

Question	Answer	Marks
8(b)(ii)	Current Instruction Register (CIR)     Memory Address Register (MAR)     Program Counter (PC)     Accumulator (ACC)     Index Register (IX)     Status Register     Interrupt Register	2
8(c)(i)	135	1
8(c)(ii)	87	1
8(c)(iii)	-121	1

Question	Answer	Marks
3(a)	1 mark per bullet to max 2 for each group	4
	<ul> <li>ALU performs arithmetic operations</li> <li>And logical operations / comparisons</li> <li>Control Unit sends / receives signals</li> <li>Synchronises operations</li> </ul>	
	<ul> <li>to control operations // execution of instructions</li> <li>Accept by example e.g. Input output // flow of data</li> </ul>	
3(b)	1 mark per bullet to max 2 for each group	4
	<ul> <li>Status Register is interpreted as independent bits / flags</li> <li>Each flag is set depending on an event</li> <li>An example: addition overflow / result of operation is zero etc.</li> </ul>	
	<ul> <li>Program Counter stores the <u>address</u></li> <li>of the <u>next</u> instruction to be fetched</li> </ul>	
3(c)(i)	193	1
3(c)(ii)	C1	1
3(c)(iii)	- 63	1
3(c)(iv)	The <u>first 4 bits / first nibble</u> (would give 12 which) is > 9 / 2 digits (which is not valid for BCD)	1

Question		A	nswer	Marks
4(a)	1 mark	1 mark per correct line, max 3		
		Line number of error	Correct notation	
		1	MAR ← [PC]	
		3	MDR ← [ [MAR] ]	
		4	CIR ← [MDR]	
		2	PC ← [PC] + 1	
4(b)(i)	For exa • Ha • I/O • Pro	for each event to max 3 ample: rdware fault // Example of ha request // Example of I/O re ogram/software error // Exam d of a time-slice	quest	3
4(b)(ii)	At inte Ch Pro Pro If ir Pro Ad Wh Loo	errupt(s) eck if an interrupt flag is set ocessor identifies source of i ocessor checks priority of int nterrupt priority is high enoug ocessor saves current content ocessor calls interrupt handle dress of ISR is loaded into P	errupt gh // Lower priority interrupts are di nts of registers er / Interrupt Service Routine (ISR) trogram Counter (PC) nplete, processor restores register enabled	isabled



### **Answer 10**

Question	Answer	Marks
6(a)(i)	MAR ← [PC]  PC ← PC + 1  MDR ← [ [MAR] ]  CIR ← [MDR]	3
6(a)(ii)	mark from:         The contents of the MAR is an address, it is the contents of that address which is transferred to MDR         The contents of the address pointed to by the MAR is transferred to the MDR	1
6(b)	1 mark per bullet point to max 2	2
	A signal from a source / device	
	Telling the processor its attention is needed	

4(a) A – System clock B – Control unit C – Main memory E – Control bus F – Data bus	5

#### **Answer 12**

Question	Answer	Marks
4(a)	1 Mark for each correct answer A – General purpose registers B – System clock C – ALU E – Control bus F – Address bus	5
4(b)	1 Mark per bullet, max 2  ∞ The clock sends out a number of pulses in a given time interval (clock speed)  ∞ Each processor instruction takes a certain number of clock cycles to execute  ∞ The higher the clock frequency, the shorter the execution time for the instruction  // Increasing the clock frequency improves performance	2

#### **Answer 13**

Question	Answer	Marks
4(a)	A – System clock B – Control unit C – Main memory E – Control bus F – Data bus	5

#### **Answer 14**

#### 3 (a) Four points from:

[4]

- The Program Counter (PC) holds the address of the next instruction to be fetched
- The address in the Program Counter (PC) is copied to the Memory Address Register (MAR)
- The Program Counter (PC) is incremented
- The instruction is copied to the Memory Data Register (MDR)
  - .... from the <u>address</u> held in the Memory Address Register (MAR)
- The instruction from the Memory Data Register (MDR) is copied to the Current Instruction Register (CIR)
- (b) One mark for each statement or letter in the correct place.

[4]

At the end of the cycle for the current instruction **B** If the interrupt flag is set, **D**, **A** and **C** The interrupted program continues its execution

At the end of the cycle for the current instruction the processor checks if there is an interrupt. If the interrupt flag is set, the register contents are saved, the address of the Interrupt Service Routine (ISR) is loaded to the Program Counter (PC) and when the ISR completes, the processor restores the register contents.

The interrupted program continues its execution.

#### **Answer 15**

8 (a) maximum of 2 marks for data bus width and maximum of 2 marks for clock speed

#### data bus width

- the width of the data bus determines the number of bits that can be simultaneously transferred
- increasing the width of the data bus increases the number of bits/amount of data that can be moved at one time (or equivalent)
- ...hence improving processing speed as fewer transfers are needed
- . By example: e.g. double the width of the data bus moves 2x data per clock pulse

#### clock speed

- determines the number of cycles the CPU can execute per second
- increasing clock speed increases the number of operations/number of fetch-execute cycles that can be carried out per unit of time
- ...however, there is a limit on clock speed because the heat generated by higher clock speeds cannot be removed fast enough

(c)

Description of stage	Sequen number
the instruction is copied from the Memory Data Register (MDR) and placed in the Current Instruction Register (CIR)	3
the instruction is executed	6
the instruction is decoded	5
the address contained in the Program Counter (PC) is copied to the Memory Address Register (MAR)	1
the value in the Program Counter (PC) is incremented so that it points to the next instruction to be fetched	4
the instruction is copied from the memory location contained in the Memory Address Register (MAR) and is placed in the Memory Data Register (MDR)	2

[6]

[1]

[1]

#### **Answer 16**

#### 5 (a) one mark for name of bus + one mark for description

#### address bus

- · lines used to transfer address of memory or input/output location
- unidirectional bus

#### data bus

- used to transfer data between the processor and memory/input and output devices
- bidirectional bus

#### control bus

- · used to transmit control signals
- e.g. read/write/fetch/ ...
- dedicated bus since all timing signals are generated according to control signal
- (b) (i) the program counter is incremented
  - (ii) the data stored at the address held in MAR is copied into the MDR [1]
  - (iii) the contents of the Memory Data Register is <u>copied</u> into the Current Instruction Register
- (c) the MAR is loaded with the operand of the instruction // loaded with 35
  - the <u>Accumulator</u> is loaded with the <u>contents of the address held in MAR</u>

    // the <u>Accumulator</u> is loaded with the <u>contents of the address 35</u>

    [2]
- (d) (i) · a signal
  - from a device/program that it requires attention from the processor
    [2]
  - (ii) at a point during the fetch-execute cycle ...
    - · check for interrupt
    - . if an interrupt flag is set/ bit set in interrupt register
    - · all contents of registers are saved
    - PC loaded with address of interrupt service routine
       [4]

#### **Answer 17**

2 (a) A = control bus

B = address bus

C = data bus [3]

(b) Program Counter – stores the address of next instruction to be executed

Memory Data Register – stores the data in transit between memory and other registers // holds the instruction before it is passed to the CIR

Current Instruction Register - stores the current instruction being executed

Memory Address Register – stores the address of the memory location which is about to be accessed [4

- 2 (a) Any four points from:
  - buffer is an area of fast access storage
  - buffers are temporary storage areas
  - a buffer can be filled by the processor and then emptied at a much slower speed by the printer
  - allowing the processor to do other tasks while printing is done
  - data is first sent to the buffer
  - once it is full, the printer starts to empty the buffer of its contents
  - when buffer is empty ...
  - the printer tells the processor it needs more data
  - this is done by sending a message to the processor called an interrupt
  - the processor halts its present tasks and fills the buffer with more data
  - this continues until no more data remains to be printed
    - interrupt priority [4]

#### **Answer 19**

1	i	) Any	one	point	from:
	٠.	, , ,,,	0110	Ponit	

- directs and coordinates all other parts of the computer system
- controls and directs operations of the computer system
- fetches/retrieves computer instructions (in sequence)
- decodes/interprets each instruction
- then directs other parts of computer system in their implementation/execution

[1]

#### (ii) Any one from:

- all the data and instructions computer needs/is using are stored here
- contains RAM/ROM

[1]

#### (iii) Any one from:

- unit which performs arithmetic operations
- and bit shifting operations
- and logic operations (such as AND, OR, XOR (etc.))
- designed to perform <u>integer</u> calculations

[1]

#### **Answer 20**

1 (a) buffer – any one from:

temporary storage area used to hold data before being transferred allows for difference in working speeds (of processors and peripheral devices)

#### interrupt – any one from:

signal sent to the processor/CPU (which causes break in the execution of current routine) [2]

(b) (i) Any three points from:

data is transferred from (primary) memory to printer buffer when the buffer is full, the processor can carry on with other tasks printer buffer is emptied to printer when printer buffer is empty, printer sends an interrupt to the processor requesting more data to be sent according to priorities

[3]

(ii) Any two points from:

first (block) of data sent to the *first* buffer whilst this data is being printed by the printer next block of data is sent to the *second* buffer when the *first* buffer is empty data from the *second* buffer is then printed meanwhile more data is then sent to the *first* buffer this continues until all data has been processed by the printer

[2]

#### Answer 21

#### 5 (a) interrupt

signal sent to the processor (which causes a break in the execution of the current routine) [1]

#### (b) Any three from:

- data sent to <u>printer</u> buffer from memory
- buffer is then emptied to printer allowing user to get on editing document
- when buffer empty an interrupt is sent to processor from printer requesting more data
- current job suspended while buffer refills
- use continues editing document whilst buffer emptied contents to printer
- idea of interrupt priorities

[4]