

# Hardware and virtual machines

## Question 1

5 Complete these **three** statements about computer processors.

A processor with a few simple fixed-length instructions that have a small number of instruction formats is called a ..... processor.

A processor with many complex variable-length instructions that has many instruction formats is called a ..... processor.

Instruction-level parallelism, applied to the execution of instructions during the fetch-execute cycle, is called .....

[3]

## Question 2

5 Complete these statements about a virtual machine.

A virtual machine is ..... that emulates a ..... computer system.

A virtual machine allows multiple ..... operating systems to run on one computer using a ..... operating system.


[4]

### Question 3

- 6 Mahmoud is developing a new application, MyApp, that needs to work with three different operating systems (OS1, OS2 and OS3).

He has decided to use virtual machine software to test MyApp with these three different operating systems.

The diagram shows MyApp running on three virtual machines.



- (a) Describe the roles of the **four** operating systems (OS1, OS2, OS3 and OS4) shown in the diagram.

.....

.....

.....

.....

..... [3]

- (b) Describe the role of the virtual machine software in the testing of MyApp.

.....

.....

.....

.....

..... [3]

(c) Explain **one** benefit and **one** drawback of this approach to testing MyApp.

Benefit .....

.....

.....

.....

Drawback .....

.....

.....

.....

[4]

## Question 4

- 7 (a) RISC (Reduced Instruction Set Computing) and CISC (Complex Instruction Set Computing) are two types of processor.

Tick (✓) **one** box in each row to show if the statement applies to RISC or CISC processors.

Statement	RISC	CISC
Larger instruction set		
Variable length instructions		
Smaller number of instruction formats		
Pipelining is easier		
Microprogrammed control unit		
Multi-cycle instructions		

[3]

- (b) In parallel processing, a computer can have multiple processors running in parallel.

(i) State the **four** basic computer architectures used in parallel processing.

1 .....

2 .....

3 .....

4 .....

[4]

(ii) Describe what is meant by a **massively parallel computer**.

.....

.....

.....

.....

.....

..... [3]

Question 5

9 (a) The following incomplete table shows descriptions relating to computer architectures.

Complete the table by inserting the appropriate terms.

	Description	Term
A	<ul style="list-style-type: none"><li>• There are several processors.</li><li>• Each processor executes different sets of instructions on one set of data at the same time.</li></ul>	.....
B	<ul style="list-style-type: none"><li>• The processor has several ALUs.</li><li>• Each ALU executes the same set of instructions on different sets of data at the same time.</li></ul>	.....
C	<ul style="list-style-type: none"><li>• There is only one processor.</li><li>• The processor executes one set of instructions on one set of data.</li></ul>	.....
D	<ul style="list-style-type: none"><li>• There are several processors.</li><li>• Each processor executes a different set of instructions.</li><li>• Each processor operates on different sets of data.</li></ul>	.....

[4]

(b) State **three** characteristics of massively parallel computers.

1 .....

.....

2 .....

.....

3 .....

.....

[3]

## Question 6

- 5 (a) Most desktop or laptop computers use CISC (Complex Instruction Set Computing) architecture. Most smartphones and tablets use RISC (Reduced Instruction Set Computing).

State **four** features that are different for the CISC and RISC architectures.

1 .....

.....

2 .....

.....

3 .....

.....

4 .....

.....

[4]

- (b) In a RISC processor, four instructions (**A, B, C, D**) are processed using pipelining.

The following table shows five stages that take place when instructions are fetched and executed. In time interval **1**, instruction **A** has been fetched.

- (i) In the table, write the instruction labels (**A, B, C, D**) in the correct time interval for each stage. Each operation only takes one time interval.

Stage	Time interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	<b>A</b>								
Decode instruction									
Execute instruction									
Access operand in memory									
Write result to register									

[3]

- (ii) When completed, the table in **part (b)(i)** shows how pipelining allows instructions to be carried out more rapidly. Each time interval represents one clock cycle.

Calculate how many clock cycles are saved by using pipelining in the example in **part (b)(i)**.

Show your working.

Working .....

.....

.....

Answer .....

[3]

- (c) The table shows four statements about computer architecture.

Put a tick (✓) in each row to identify the computer architecture associated with each statement.

Statement	Architecture		
	SIMD	MIMD	SISD
Each processor executes a different instruction			
There is only one processor			
Each processor executes the same instruction input using data available in the dedicated memory			
Each processor typically has its own partition within a shared memory			

[4]

## Question 7

- 2 (a) The following diagram shows four descriptions and four types of computer architecture.

Draw lines to connect each description to the appropriate computer architecture.

Description	Computer architecture
Most parallel computer systems use this architecture.	SIMD
Widely used to process 3D graphics in video games.	MIMD
A microprocessor is used to control a washing machine.	MISD
There are a number of processing units. Each processing unit executes the same instruction but on different data.	SISD

[4]

- (b) A computer has a single processor that contains four processing units.

Explain why this is **not** an example of a massively parallel computer.

.....

.....

.....

..... [2]

- (c) An application has previously executed on a single computer. The application will be transferred onto a massively parallel computer.

The program code used in the application will need to be updated to ensure that the power of the massively parallel computer is fully used.

Explain what changes will be required to the program code.

.....

.....

.....

..... [2]

- (d) Explain **one** of the hardware issues that will have to be overcome if a massively parallel computer is to function successfully.

.....

.....

.....

..... [2]

## Question 8

- 2 (a) The following diagram shows four descriptions and two types of processor.

Draw lines to connect each description to the appropriate type of processor.

Description	Type of processor
It has a simplified set of instructions.	
Emphasis is on the hardware rather than the software.	CISC
It makes extensive use of general purpose registers.	RISC
Many instruction formats are available.	

[4]



(b) In a RISC processor, instructions are processed using pipelining.

(i) Explain what is meant by **pipelining**.

.....

.....

.....

.....[2]

(ii) The following table shows the five stages that occur when instructions are fetched and executed. The table also shows a number of time intervals.

Two instructions, D followed by E, are fetched and executed. The 'E' in the incomplete table shows that instruction E has been fetched in time interval 2.

Complete each row of the table.

Stage	Time interval							
	1	2	3	4	5	6	7	8
Fetch instruction		E						
Read registers and decode instruction								
Execute instruction								
Access operand in memory								
Write result to register								

[3]

(c) The instruction set for a RISC processor that allows pipelining includes the following instruction.

Instruction		Explanation
Op code	Operands	
ADD	<dest>, <op1>, <op2>	Add the integers in registers op1 and op2. Place the result in register dest.

A program contains the following three instructions.

ADD r3, r2, r1

ADD r5, r4, r3

ADD r10, r9, r8

(i) Explain why pipelining fails for the first two instructions.

.....  
.....  
.....  
.....[2]

(ii) The instructions were produced by a compiler after translation of a high-level language program.


The compiler is not capable of code optimisation.

State how the code from the compiler could have been optimised to overcome the problem in **part (c)(i)**.

.....  
.....[1]

## Question 9

3 (a) This diagram shows how applications P, Q and a software development environment can be run on a virtual machine system.



(i) State the operating systems labelled **A** and **B** in the diagram.

**A** .....

**B** .....

[2]

(ii) Application P is executing and requests data from a file.

Describe what happens after .....**A**.....operating system 1 has received the data request from the application.

.....  
.....  
.....  
.....  
.....  
.....[3]

(b) A software development company uses virtual machines to produce software.

(i) State **one** benefit to the company.

.....  
.....[1]


(ii) Explain **two** limitations of this approach.

Limitation 1 .....  
.....  
.....  
.....  
Limitation 2 .....  
.....  
.....  
.....

[4]

## Question 10

- 3 (a) The following diagram shows how applications X, Y and Z can run on a virtual machine system.



- (i) The virtual machine software undertakes many tasks.

Describe **two** of these tasks.

Task 1 .....

.....

Task 2 .....

.....[2]

- (ii) Explain the difference between a **guest operating system** and a **host operating system**.

.....

.....

.....

.....[2]

- (b) A company uses a computer as a web server. The manufacturer will no longer support the computer's operating system (OS) in six months' time. The company will then need to decide on a replacement OS.

The company is also considering changing the web server software when the OS is changed.

Whenever any changes are made, it is important that the web server service is not disrupted.

In developing these changes, the company could use virtual machines.

- (i) Describe **two** possible uses of virtual machines by the company.

Use 1 .....

.....

.....

.....

Use 2 .....

.....

.....

.....[4]

The web server often has to handle many simultaneous requests.

- (ii) The company uses a virtual machine to test possible solutions to the changes that they will need to make.

Explain **one** limitation of this approach.

.....

.....

.....

.....[2]

## Question 11

- 4 (a) Three descriptions and two types of processor are shown below.

Draw a line to connect each description to the appropriate type of processor.

Description	Type of processor
Makes extensive use of general purpose registers	RISC
Many addressing modes are available	CISC
Has a simplified set of instructions	

[3]

- (b) In a RISC processor three instructions (A followed by B, followed by C) are processed using pipelining.

The following table shows the five stages that occur when instructions are fetched and executed.

- (i) The 'A' in the table indicates that instruction A has been fetched in time interval 1.

Complete the table to show the time interval in which each stage of each instruction (A, B, C) is carried out.

Stage	Time interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	A								
Decode instruction									
Execute instruction									
Access operand in memory									
Write result to register									

[3]

- (ii) The completed table shows how pipelining allows instructions to be carried out more rapidly. Each time interval represents one clock cycle.

Calculate how many clock cycles are saved by the use of pipelining in the above example.

Show your working.

.....

.....

.....

.....

.....

.....

.....[3]

## Question 12

- 4 (a) Four descriptions and four types of computer architecture are shown below.

Draw a line to connect each description to the appropriate type of computer architecture.

Description	Computer architecture
A computer that does not have the ability for parallel processing.	SIMD
The processor has several ALUs. Each ALU executes the same instruction but on different data.	MISD
There are several processors. Each processor executes different instructions drawn from a common pool. Each processor operates on different data drawn from a common pool.	SISD
There is only one processor executing one set of instructions on a single set of data.	MIMD

[4]

- (b) In a massively parallel computer explain what is meant by:

(i) Massive .....  
 .....  
 .....[1]

(ii) Parallel .....  
 .....  
 .....[1]

- (c) There are both hardware and software issues that have to be considered for parallel processing to succeed.

Describe **one** hardware and **one** software issue.

Hardware .....

.....

.....

.....

Software .....

.....

.....

.....[4]



# Answers

## Answer 1

5	<ul style="list-style-type: none"> <li>• RISC / reduced instruction set computer</li> <li>• CISC / complex instruction set computer</li> <li>• Pipelining</li> </ul>	3
---	--	---

## Answer 2

5	Software / a program Physical / different Guest Host	4
---	---	---

## Answer 3

6(a)	Max <b>three</b> , <b>one</b> mark for role, <b>one</b> mark for expansion OS1, OS2 and OS3 are guest operating systems ... secondary to the one installed on the hardware OS4 is the host operating system ... interacts directly with the machine hardware MyApp needs to run on all three guest operating systems ... ... with identical results	3
6(b)	Any <b>three</b> from Create/delete/manage virtual machine Translate instructions used by guest operating system to that required by host operating system Hardware emulation Protecting each virtual machine ... so instances of MyApp can be tested together	3
6(c)	<b>One</b> mark for benefit and <b>one</b> mark for relevant explanation <b>One</b> mark for drawback <b>one</b> mark for relevant explanation  For example: Benefit: multiple operating systems can exist simultaneously ... allowing for testing using the same hardware only one set of hardware required ... reduces cost of producing the app // no need to set up more than one computer  Drawback: execution of extra code ... so performance is degraded // more time taken to execute the app // cannot make judgements about response time etc	4

## Answer 4

7(a)	<p>1 mark for 2/3 rows correct 2 marks for 4/5 rows correct 3 marks for 6 correct rows</p> <table border="1"> <thead> <tr> <th>Statement</th><th>RISC</th><th>CISC</th></tr> </thead> <tbody> <tr> <td>Larger instruction set</td><td></td><td>✓</td></tr> <tr> <td>Variable length instructions</td><td></td><td>✓</td></tr> <tr> <td>Smaller number of instruction formats</td><td>✓</td><td></td></tr> <tr> <td>Pipelining is easier</td><td>✓</td><td></td></tr> <tr> <td>Microprogrammed control unit</td><td></td><td>✓</td></tr> <tr> <td>Multi-cycle instructions</td><td></td><td>✓</td></tr> </tbody> </table>	Statement	RISC	CISC	Larger instruction set		✓	Variable length instructions		✓	Smaller number of instruction formats	✓		Pipelining is easier	✓		Microprogrammed control unit		✓	Multi-cycle instructions		✓	3
Statement	RISC	CISC																					
Larger instruction set		✓																					
Variable length instructions		✓																					
Smaller number of instruction formats	✓																						
Pipelining is easier	✓																						
Microprogrammed control unit		✓																					
Multi-cycle instructions		✓																					
7(b)(i)	<p>1 mark per bullet point</p> <ul style="list-style-type: none"> <li>∞ SISD // Single instruction single data</li> <li>∞ SIMD // Single instruction multiple data</li> <li>∞ MISD // Multiple instruction single data</li> <li>∞ MIMD // Multiple instruction multiple data</li> </ul>	4																					
7(b)(ii)	<p>1 mark per bullet point (max 3)</p> <ul style="list-style-type: none"> <li>∞ <b>Large number</b> of processors</li> <li>∞ ... working collaboratively on the same program</li> <li>∞ ... working together simultaneously on the same program</li> <li>∞ ... communicating via a messaging interface</li> </ul>	3																					

## Answer 5

9(a)	1 mark for each correct term	4										
<table><tr><th>Description</th><th>Term</th></tr><tr><td><ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes different sets of instructions on one set of data at the same time.</li></ul></td><td>MISD</td></tr><tr><td><ul style="list-style-type: none"><li>The processor has several ALUs.</li><li>Each ALU executes the same set of instructions on different sets of data at the same time.</li></ul></td><td>SIMD</td></tr><tr><td><ul style="list-style-type: none"><li>There is only one processor.</li><li>The processor executes one set of instructions on one set of data.</li></ul></td><td>SISD</td></tr><tr><td><ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes a different set of instructions.</li><li>Each processor operates on different sets of data.</li></ul></td><td>MIMD</td></tr></table>			Description	Term	<ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes different sets of instructions on one set of data at the same time.</li></ul>	MISD	<ul style="list-style-type: none"><li>The processor has several ALUs.</li><li>Each ALU executes the same set of instructions on different sets of data at the same time.</li></ul>	SIMD	<ul style="list-style-type: none"><li>There is only one processor.</li><li>The processor executes one set of instructions on one set of data.</li></ul>	SISD	<ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes a different set of instructions.</li><li>Each processor operates on different sets of data.</li></ul>	MIMD
Description	Term											
<ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes different sets of instructions on one set of data at the same time.</li></ul>	MISD											
<ul style="list-style-type: none"><li>The processor has several ALUs.</li><li>Each ALU executes the same set of instructions on different sets of data at the same time.</li></ul>	SIMD											
<ul style="list-style-type: none"><li>There is only one processor.</li><li>The processor executes one set of instructions on one set of data.</li></ul>	SISD											
<ul style="list-style-type: none"><li>There are several processors.</li><li>Each processor executes a different set of instructions.</li><li>Each processor operates on different sets of data.</li></ul>	MIMD											

9(b)	<b>1 mark per bullet point to max 3</b> <ul style="list-style-type: none"> <li>• <b>A large number</b> of processors</li> <li>• Collaborative processing // coordinated simultaneous processing</li> <li>• Network infrastructure</li> <li>• Communicate using a message interface / by sending messages</li> </ul>	<b>3</b>
------	---	----------

## Answer 6

5(a)	1 mark per bullet point to max 4: <ul style="list-style-type: none"> <li>• RISC has fewer instructions // CISC has more instructions</li> <li>• RISC has many registers // CISC has few registers</li> <li>• RISCs instructions are simpler // CISC's instructions are more complex</li> <li>• RISC has a few instruction formats // CISC has many instruction formats</li> <li>• RISC usually uses single-cycle instructions // CISC uses multi-cycle instructions</li> <li>• RISC uses fixed-length instructions // CISC uses variable-length instructions</li> <li>• RISC has better pipelineability // CISC has poorer pipelineability</li> <li>• RISC requires less complex circuits // CISC requires more complex circuits</li> <li>• RISC has fewer addressing modes // CISC has more addressing modes</li> <li>• RISC makes more use of RAM // CISC makes more use of cache/less use of RAM</li> <li>• RISC has a hard-wired control unit // CISC has a programmable control unit</li> <li>• RISC only uses load and store instructions to address memory // CISC has many types of instructions to address memory</li> </ul>
------	---

5(b)(i)

1 mark per bullet point:

- Completing the As correctly
- B in column 2, row 1 no other Bs in row 1
- Remainder correctly completed

Stage	Time interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	A	B	C	D					
Decode instruction		A	B	C	D				
Execute instruction			A	B	C	D			
Access operand in memory				A	B	C	D		
Write result to register					A	B	C	D	

5(b)(ii)	1 mark per bullet point: <ul style="list-style-type: none"> <li>• Correct number of cycles for pipelining 8</li> <li>• Correct number of cycles without pipelining <math>4 \times 5 = 20</math></li> <li>• No of cycles saved <math>20 - 8 = 12</math></li> </ul>
----------	---

5(c)	1 mark for each row			
	<b>Statement</b>	<b>Architecture</b>		
		<b>SIMD</b>	<b>MIMD</b>	<b>SISD</b>
	Each processor executes a different instruction		✓	
	There is only one processor			✓
	Each processor executes the same instruction input using data available in the dedicated memory	✓		
	Each processor typically has its own partition within a shared memory		✓	

## Answer 7

2(a)	<p><b>Description</b></p> <div> <div>Most parallel computer systems use this architecture.</div> <div>Widely used to process 3D graphics in video games.</div> <div>A microprocessor is used to control a washing machine.</div> <div>There are a number of processing units. Each processing unit executes the same instruction but on different data</div> </div> <p><b>Computer architecture</b></p> <div> <div>SIMD</div> <div>MIMD</div> <div>MISD</div> <div>SISD</div> </div> <p>1 mark for each correct line</p>	4
2(b)	<ul style="list-style-type: none"> <li>∞ Only one (separate) processor / not many separate processors (is not massively parallel) 1</li> <li>∞ Quad core computer system // processing units share the same bus 1</li> </ul> <p><b>1 mark for each point, max 2</b></p>	2
2(c)	<ul style="list-style-type: none"> <li>∞ Split into blocks of code ....</li> <li>∞ ... that can be processed simultaneously ...</li> <li>∞ ... instead of sequentially</li> <li>∞ Each block is processed by a different processor</li> <li>∞ which allows each of the many processors to simultaneously process the different blocks of code independently</li> <li>∞ Requires both parallelism and co-ordination</li> </ul> <p><b>1 mark for each point, max 2</b></p>	2

2(d)	<b>1 mark</b> for identification of hardware issue, for example: <ul style="list-style-type: none"> <li>∞ Communication between the different processors is the issue</li> </ul> <b>1 mark</b> for further explanation from: <ul style="list-style-type: none"> <li>∞ Each processor needs a link to every other processor</li> <li>∞ Many processors require many of these links</li> <li>∞ Challenging topology</li> </ul>	<b>2</b>
------	--	----------

## Answer 8

2(a)	<table><tr><th>Description</th><th>Type of processor</th></tr><tr><td>It has a simplified set of instructions.</td><td rowspan="2">CISC</td></tr><tr><td>Emphasis is on the hardware rather than the software.</td></tr><tr><td>It makes extensive use of general purpose registers.</td><td rowspan="2">RISC</td></tr><tr><td>Many instruction formats are available.</td></tr></table> <p>1 mark for each correct line</p>	Description	Type of processor	It has a simplified set of instructions.	CISC	Emphasis is on the hardware rather than the software.	It makes extensive use of general purpose registers.	RISC	Many instruction formats are available.	4
Description	Type of processor									
It has a simplified set of instructions.	CISC									
Emphasis is on the hardware rather than the software.										
It makes extensive use of general purpose registers.	RISC									
Many instruction formats are available.										
2(b)(i)	<p><b>One mark per point – max 2</b></p> <ul style="list-style-type: none"><li>∞ Pipelining is instruction level parallelism</li><li>∞ Execution (A: processing) of an instruction is split into a number of stages</li><li>∞ When first stage for an instruction is completed the first stage of the next instruction can start executing</li><li>∞ Another instruction can start executing before the previous one is finished</li><li>∞ Processing of a number of instructions can be concurrent / simultaneous</li></ul>	2								

2(b)(ii)	<div> <div>Time Interval</div> <div> <div>Stage</div> <div> <div>1</div> <div>2</div> <div>3</div> <div>4</div> <div>5</div> <div>6</div> <div>7</div> <div>8</div> </div> </div> <table> <tr> <td>Fetch instruction</td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Read registers and decode instruction</td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Execute instruction</td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>Access operand in memory</td> <td></td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> <td></td> </tr> <tr> <td>Write result to register</td> <td></td> <td></td> <td></td> <td></td> <td>D</td> <td>E</td> <td></td> <td></td> </tr> </table> <div> D at time interval 1 (1)  D and E in second row (in that order) (1)  Remainder completed correctly (1) </div> </div>								Fetch instruction	D	E							Read registers and decode instruction		D	E						Execute instruction			D	E					Access operand in memory				D	E				Write result to register					D	E			3
Fetch instruction	D	E																																																				
Read registers and decode instruction		D	E																																																			
Execute instruction			D	E																																																		
Access operand in memory				D	E																																																	
Write result to register					D	E																																																
2(c)(i)	<div>Two from:</div> <div> <div>∞</div> <div>The result of the first addition is not stored in (register) r3 (1)</div> <div>∞</div> <div>Before the next instruction needs to load value from r3 (1)</div> <div>∞</div> <div>There is a data dependency issue (1)</div> <div>∞</div> <div>r3 is being fetched and stored on the same clock pulse (1)</div> </div>								2																																													
2(c)(ii)	<div>The third instruction is not dependent on the first two, therefore, instruction 2 and 3 need to be swapped</div>								1																																													

## Abswer 9

3(a)(i)	<p><b>A:</b> Guest (operating system)    (1)  <b>B:</b> Host (operating system)    (1)</p>	<b>2</b>
3(a)(ii)	<p><b>One mark</b> for each valid point, <b>max 3</b></p> <ul style="list-style-type: none"> <li>∞ Guest OS (A) handles request as if it were running on its own physical machine // guest OS (A) is not aware it is running on a virtual platform</li> <li>∞ Guest OS (A) handles the request as usual</li> <li>∞ I/O requests are translated by the virtual machine software</li> <li>∞ Into instructions executed by host OS (B)</li> <li>∞ Host OS (B) retrieves the data from the file</li> <li>∞ Host OS (B) passes the data to the virtual machine software</li> <li>∞ The virtual machine software passes the data to the guest OS (A)</li> <li>∞ Guest OS passes the data to the application</li> </ul>	<b>3</b>
3(b)(i)	<p><b>One mark</b> from:</p> <ul style="list-style-type: none"> <li>∞ Because software can be tried on different OS using same hardware</li> <li>∞ Because no need to purchase / request all sorts of different hardware</li> <li>∞ Easier to recover if software causes system crash</li> <li>∞ VM provides protection to other software / host OS from malfunctioning software</li> </ul>	<b>1</b>

3(b)(ii)	<p><b>Max 2 marks</b> per limitation, <b>max 2</b> limitations – <b>max 4 marks</b></p> <p>Virtual machine may not be able to emulate some hardware  ... So that hardware cannot be tested using a virtual machine  ... By relevant example, e.g. developing hardware drivers</p> <p>Using virtual machine means execution of extra code // processing time increased  ... so cannot accurately test speed of real performance</p> <p>A virtual machine might not be as efficient  ... By relevant example, e.g. might not be able to access sufficient memory</p>	<b>4</b>
----------	--	----------

## Answer 10


<b>3 (a) (i)</b>	<p>Examples:  Create / delete virtual machine  Existing hardware made available to guest OS // hardware emulation  Ensures each virtual machine is protected from actions of another virtual machine</p>	<p><b>1</b>  <b>1</b>  <b>1</b>  <b>Max 2</b></p>
<b>(ii)</b>	<p>Guest operating system:  An operating system running in a virtual machine //  Controls virtual hardware //  OS is being emulated</p> <p>Host operating system:  The operating system that is actually controlling the physical hardware //  the operating system for the physical machine// the OS running the VM software</p> <p>Guest OS is running under the Host OS software</p>	<p><b>1</b></p> <p><b>1</b></p> <p><b>1</b>  <b>Max 2</b></p>
<b>(b) (i)</b>	<p>Examples:  Trial/use alternative replacement operating system(s) ...  Test to identify possible problems  Much easier to create VM with a new OS than create new computer system</p> <p>Trial/use alternative replacement web server software ...  Test to identify possible problems  Easier to try alternative new software <u>and</u> new OS combinations</p> <p>To provide some additional service(s)  Trial/test its use - description e.g. a print server</p> <p>General description point – to provide a safe environment during testing (which does not disrupt the web server service)</p>	<p><b>Two marks for each use</b></p> <p><b>Maximum two uses</b></p> <p><b>Max 4</b></p>



(ii)	Examples:	
	Using virtual machine means execution of extra code // emulation of some hardware ...	1
	Non-VM installation may not perform in the same way	1
	Execution speed slower than non-VM system	1
	Problems in judging actual response times	1
	at time of maximum traffic needs fastest possible speed	1
	Particular hardware may be difficult to emulate	1
		<b>Max 2</b>

## Answer 11

4 (a)



[3]

(b) (i)

stage	Time Interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	A	B	C						
Decode instruction		A	B	C					
Execute instruction			A	B	C				
Access operand in memory				A	B	C			
Write result to register					A	B	C		

Completing the As  
(1 Mark)

B in column 2,  
Row 1 (1 Mark)

Remainder completed  
(1 Mark)

[3]

(ii) With pipelining no of cycles = 7

Without pipelining no of cycles =  $3 * 5 = 15$

No of cycles saved = 8

[1]


[1]

[1]



## Answer 12

4 (a) 1 mark for correct arrow from each description



[4]

(b) (i) **Massive:** many/large number of processors // hundreds/thousands of processors [1]

(ii) **Parallel:** to perform a set of coordinated computations in parallel/simultaneously [1]

(c) processors need to be able to communicate ... [1]

so that processed data can be transferred from one processor to another [1]

suitable algorithm/program/software/design // appropriate programming language [1]

which allows data to be processed by multiple processors simultaneously [1]