




Week-I Presentation Analog Design Internship

Prepared By:
Munazir Reza
B.Tech(Electronics engg.)
Z.H.C.E.T, A.M.U, Aligarh

Outline


- Designing Problems
- Solution
- Brief: gm/id methodology
- How to build charts
- Charts for NMOS
- Charts for PMOS
- Common Source Amplifier
- Common Drain Amplifier
- Reference

Designing Problems



- Since there is a disconnect between actual transistor behavior and the simple square law model, any square-law driven design optimization will be far off from SPICE results

Solution



- Use pre-computed SPICE data in hand calculations

The gm/ID Design Methodology

- Why gm/id Design?
- The hand calculation method requires the μ_{ncox} , μ_{pcox} , and v_{th} values of the transistor. However, since these values differ in the model file, the hand-calculated value does not align with the simulated value
- Square law model is not efficient.
- The gm/id method is a valuable tool in amplifier design as it allows designers to quickly estimate and compare performance parameters, facilitating efficient and effective amplifier design.
- The gm/ID is directly related to circuit specification.
- It defines gain, speed, and noise
- The search-range of gm/ID is typically: 5 to 25
- The range of gm/ID values doesn't differ much
 - From one device to another
 - And from one technology to another

Some tips

Use small g_m/I_D if you want	Use large g_m/I_D if you want
<ul style="list-style-type: none">➤ Strong-inversion (SI) biasing➤ Small g_m (for a given I_D)<ul style="list-style-type: none">▪ Devices whose g_m do NOT contribute to gain (Ex: active loads)➤ Small area➤ Small capacitance➤ High speed➤ Large V_A (large r_o)<ul style="list-style-type: none">▪ The gate has better control on channel (V_{DS} effect is less)	<ul style="list-style-type: none">➤ Moderate inversion (MI) or weak-inversion (WI) biasing➤ Large g_m (for a given I_D)<ul style="list-style-type: none">▪ Devices whose g_m do contribute to gain (Ex: input stage and cascode devices)➤ High efficiency<ul style="list-style-type: none">▪ Low power consumption (low I_D) for a given speed or noise spec (g_m spec)➤ Less random mismatch<ul style="list-style-type: none">▪ Large g_m/I_D implies larger W (larger area) (beware of exceptions due to non-uniform doping profile)➤ Low flicker noise<ul style="list-style-type: none">▪ Large g_m/I_D implies larger W (larger area)➤ Large input range and/or output swing<ul style="list-style-type: none">▪ Large g_m/I_D implies small V^*


The best compromise is usually in MI
 G_m/i_d range = 10 to 20

- From gain perspective

- A large g_m/I_D may be good for M_1
- But a small g_m/I_D is better for M_2

- Generally, from gain perspective

- Use large g_m/I_D for transistors whose g_m contribute to the gain
 - Ex: input stage and cascode devices
- Use small g_m/I_D for transistors whose g_m do not contribute to gain
 - Ex: active loads



- Ratios of these parameters are width independent!

$$\frac{gm}{id}, f_T = \frac{gm}{2\pi C_{gg}}, \frac{gm}{w}, gm_{ro} = \frac{gm}{g_{ds}}, V_A = \frac{id}{g_{ds}}$$

Building The Design Charts

MOSFET is a function of five variables

Three voltages


- V_{GS} : Sweep (primary variable)
- V_{DS} : Set to fixed value (e.g. $v_{dd}/2$)
- V_{SB} : Set to fixed value (neglected)

Two sizing parameters

- L : Step (secondary variable)
- W : Set to a reference value (e.g., $5\mu m$)



Plotted charts for

- g_m/g_{ds} vs g_m/i_d
- i_d/w vs g_m/i_d
- g_m/i_d vs v_{gs}




Schematic for chart (NMOS)


```
.INCLUDE tsmc180.TXT  
.param ln=180n  
;.step param ln list 180n 270n 360n 540n 720n 900n  
.op  
.dc Vgs 0 1.8 2m  
;.ac dec 1 100meg 10
```




gm/gds vs gm/id



Charts for NMOS MOSFET



Gm/id vs vgs for 270nm




Schematic for chart (PMOS)

```
.step param In list 180n 270n 360n 540n 720n 900n
```


```
.include tsmc180.txt  
.op
```

```
.dc Vsd 0 1.8 2m
```


```
.param In=180n
```



Charts for PMOS MOSFET




Charts for PMOS MOSFET



Charts for PMOS MOSFET

GM/ID VS VGS




I. Common Source with Passive Load

Specification

$$A_v = -7 \text{ v/v}$$

$$BW = 90 \text{ MHz}$$

$$CL = 5 \text{ pF}$$



Calculation

$$BW = \frac{1}{2\pi \cdot Rout \cdot CL} \text{ ---(i)}$$

$$Av = gm \cdot Rout \text{ ----(ii)}$$

$$Rout = Rd \parallel ro \text{ ----(iii)}$$

$$ro = \frac{1}{gds} \text{ ----(iv)}$$

$$W = \frac{id}{(id/w)} \text{ ----(v)}$$

$$Rout = 353.6 \Omega$$

$$gm = 19.8 \text{ mS}$$

Choose gm/id=12

$$Id = 1.65 \text{ mA}$$

$$Gm/gds = 43 \text{ v/v ----from chart}$$

$$id/w = 13.2 \text{ ----from chart}$$

$$Gds = 460.4 \mu\text{S}$$


$$ro = 2.17 \text{ K}\Omega$$

$$Rd = 422.43 \Omega$$

$$Vgs = 0.655 \text{ V}$$

$$\frac{W}{L} = \frac{125 \mu\text{m}}{0.27 \mu\text{m}}$$

Simulation



Result and Conclusion

Simulation output

$$A_v = -7.8$$

$$g_m = 20.5 \text{ mS}$$

$$G_{ds} = 257 \text{ } \mu\text{S}$$

$$BW = 81 \text{ MHz}$$

$$I_d = 1.7 \text{ mA}$$

$$V_{ds} = 1 \text{ V}$$

$$P_d = 3 \text{ mW}$$

$$GBW = 631.8 \text{ MHz}$$

Design parameter

$$A_v = -7$$

$$g_m = 19.8 \text{ mS}$$


$$G_{ds} = 460.4 \text{ } \mu\text{S}$$

$$BW = 90 \text{ MHz}$$

$$I_d = 1.65 \text{ mA}$$

$$GBW = 630 \text{ MHz}$$

Waveform



2. Common Source with Passive Load


Specification

GBW= 560MHz

$A_v = -10 \text{ v/v}$

$C_L = 5\text{pF}$

$BW = 56\text{MHz}$



Calculation

$$BW = \frac{1}{2\pi \cdot R_{out} \cdot C_L} \text{ ---(i)}$$

$$A_v = g_m \cdot R_{out} \text{ ----(ii)}$$

$$R_{out} = R_d \parallel r_o \text{ ----(iii)}$$

$$r_o = \frac{1}{g_{ds}} \text{ ----(iv)}$$

$$W = I_d / (I_d / W) \text{ ----(v)}$$

$$R_{out} = 568.4 \, \Omega$$

$$g_m = 17.6 \, \text{mS}$$

Choose $g_m / I_d = 15$

$$I_d = 1.17 \, \text{mA}$$

$$g_m / g_{ds} = 25.5 \, \text{V/V} \text{ ----from chart}$$

$$I_d / W = 8 \text{ ----from chart}$$

$$g_{ds} = 690 \, \mu\text{S}$$

$$r_o = 1.45 \, \text{k}\Omega$$

$$R_d = 934.8 \, \Omega$$


$$V_{gs} = 0.655 \, \text{V}$$

$$\frac{W}{L} = \frac{146.25 \, \mu\text{m}}{0.25 \, \mu\text{m}}$$

Simulation

GBW=560MHz

```
.include tsmc180.txt  
.op  
;ac dec 10 10k 1gig  
.tf V(Vout) Vin  
;ac dec 10 1k 1gig  
;tran 5m  
;dc vin 0 1 0.01
```



Result and Conclusion

Simulation output

- $A_v = -12.25$
- $g_m = 15.7 \text{ mS}$
- $G_{ds} = 209 \text{ } \mu\text{S}$
- $BW = 45.75 \text{ MHz}$
- $I_d = 1 \text{ mA}$
- $V_{ds} = 0.9 \text{ V}$
- $P_d = 1.73 \text{ mW}$
- $GBW = 560.4 \text{ MHz}$

Design parameter

$A_v = -10$

$g_m = 17.6 \text{ mS}$

$G_{ds} = 690 \text{ } \mu\text{S}$

$I_d = 1.17 \text{ mA}$

$GBW = 560 \text{ MHz}$

3. Common Source with current source Load


Specification

$$A_v = -30 \text{ v/v}$$

$$BW = 100 \text{ MHz}$$

$$CL = 1 \text{ pF}$$

$$GBW = 3 \text{ GHz}$$




Calculation

- $BW = \frac{1}{2\pi \cdot R_{out} \cdot C_L}$ ----(i) $A_v = g_m \cdot R_{out}$ ----(ii)
- $R_{out} = r_{o1} \parallel r_{o2}$ ----(iii) $r_o = \frac{1}{g_{ds}}$ ----(iv)
- $W = i_d / (i_d / w)$ ----(v)
- $R_{out} = 1.6 \text{ k}\Omega$ $g_m = 18.75 \text{ mS}$
- **Choose $g_m / i_d = 15$**
- $i_d = 1.25 \text{ mA}$
- **For MI(NMOS)**
- $g_m / g_{ds} = 24.4 \text{ v/v}$ ----from chart $i_d / w = 7.69$ ----from chart
- $g_{ds} = 768.4 \text{ }\mu\text{S}$
- $r_{o1} = 1.3 \text{ K}\Omega$
- $V_{gs} = 0.61 \text{ V}$
- $\frac{W}{L} = \frac{162.5 \text{ }\mu\text{m}}{0.27 \text{ }\mu\text{m}}$

- **For M2(PMOS)**
- $I_d = 1.25 \text{ Ma}$
- $G_m/g_{ds} = 10.2$ ----(Choose)
- $G_m = 12.75 \text{ mA}$
- $g_m/g_{ds} = 72.8 \text{ v/v}$ ----from chart
- $i_d/w = 3.37$ ----from chart
- $g_{ds} = 175.1 \text{ } \mu\text{S}$
- $r_{o2} = 5.71 \text{ K}\Omega$
- $V_{bias} = 1.15 \text{ V}$ -----from chart
- $\frac{W}{L} = \frac{370 \mu\text{m}}{0.27 \mu\text{m}}$

Simulation



Result and Conclusion

- Simulation output
- $A_v = -50.31$
- $g_{mn} = 18.5 \text{ mS}$
- $G_{mp} = 14.8 \text{ mS}$
- $G_{dsn} = 216 \text{ } \mu\text{S}$
- $G_{dsp} = 152 \text{ } \mu\text{S}$
- $BW = 41.9 \text{ MHz}$
- $I_d = 1.2 \text{ mA}$
- $V_{ds} = 0.9 \text{ V}$
- $P_d = 2.17 \text{ mW}$
- $GBW = 2.1 \text{ GHz}$

Design parameter

$A_v = -30$

$g_{mn} = 18.75 \text{ mS}$

$G_{mp} = 12.75 \text{ mS}$

$G_{dsn} = 768.4 \text{ } \mu\text{S}$

$G_{dsp} = 175.1 \text{ } \mu\text{S}$

$BW = 100 \text{ MHz}$

$I_d = 1.25 \text{ mA}$

$GBW = 3 \text{ GHz}$

Common Drain Amplifier


Specification

$A_v = 0.95 \text{ v/v}$

$BW = 200 \text{ MHz}$

$CL = 5 \text{ pF}$

$V_{dd} = 1.8 \text{ V}$




Calculation

- $A_v = \frac{(R_s || r_o)}{\frac{1}{g_m} + (R_s || r_o)}$ $R_{out} = \frac{1}{g_m} || r_o || R_s$
- $BW = \frac{1}{2\pi \cdot R_{out} \cdot C_L}$
- $R_{out} = 159 \Omega$
- $G_m = 5.9 \text{ mS}$
- Choose $g_m / I_D = 15.1$
- $I_D = 390 \mu\text{A}$
- $G_m / g_{ds} = 44.5$ ---- from chart
- $G_{ds} = 132.5 \mu\text{S}$ $r_o = 7.54 \text{ k}\Omega$
- $R_s = 5.62 \text{ k}\Omega$
- **Note: $R_s = 2.5 \text{ k}\Omega$ (iteration value)**
- $\frac{I_D}{W} = 5.65$ --from chart
- $W = 69.03 \mu\text{m}$

Simulation

```
.include tsmc180.txt  
.op  
;ac dec 1 100meg 10  
  
.tf V(Vout) Vin  
;ac dec 10 10k 1gig  
;tran 5m
```



Result and conclusion

- Simulation output
- $A_v = 0.927$
- $R_{out} = 161.3\Omega$
- $g_m = 5.75 \text{ mS}$
- **$G_{ds} = 49.2 \mu\text{S}$**
- $BW = 205.3 \text{ MHz}$
- $I_d = 374 \mu\text{A}$
- $V_{ds} = 0.935 \text{ V}$
- $P_d = 673.2 \mu\text{W}$

Design parameter

$A_v = 0.95$



$BW = 200 \text{ MHz}$

$g_m = 5.9 \text{ mS}$

$G_{ds} = 132.5 \mu\text{S}$

$I_d = 390 \mu\text{A}$

Waveform



Reference

- The gm/ID Design Methodology Demystified
 - Dr. Hesham A. Omran
- Youtube link: <https://youtu.be/2FdDI2qpL5Q>
- Ross Walker, ECE/CS 5720/6720 Fall 2017
University of Utah



Thank You