
Week-I Presentation Analog Design Internship

Prepared By: Munazir Reza B.Tech(Electronics engg.) Z.H.C.E.T, A.M.U, Aligarh

Outline


- Designing Problems
- Solution
- Brief: gm/id methology
- How to build charts
- Charts for NMOS
- Charts for PMOS
- Common Source Amplifier
- Common Drain Amplifier
- Reference

Designing Problems



 Since there is a disconnect between actual transistor behavior and the simple square law model, any square-law driven design optimization will be far off from SPICE results

Solution



Use pre-computed SPICE data in hand calculations

The gm/ID Design Methodology

• Why gm/id Design?

- The hand calculation method requires the µncox, µpcox, and vth values of the transistor. However, since these values differ in the model file, the hand-calculated value does not align with the simulated value
- Square law model is not efficient.
- The gm/id method is a valuable tool in amplifier design as it allows designers to quickly estimate and compare performance parameters, facilitating efficient and effective amplifier design.
- The gm/ID is directly related to circuit specification.
- It defines gain, speed, and noise
- The search-range of gm/ID is typically: 5 to 25
- The range of gm/ID values doesn't differ much
 - From one device to another
 - And from one technology to another

Some tips

| Use small gm/ID if you want | Use large gm/ID if you want |
|--|---|
| Strong-inversion (SI) biasing Small gm (for a given ID) Devices whose gm do NOT contribute to gain (Ex: active loads) Small area Small capacitance High speed Large V_A (large ro) The gate has better control on channel (VDS effect is less) | Moderate inversion (MI) or weak-inversion (WI) biasing Large gm (for a given ID) Devices whose gm do contribute to gain (Ex: input stage and cascode devices) High efficiency Low power consumption (low ID) for a given speed or noise spec (gm spec) Less random mismatch Large gm/ID implies larger W (larger area) (beware of exceptions due to non-uniform doping profile) Low flicker noise Large gm/ID implies larger W (larger area) Large input range and/or output swing Large gm/ID implies small V* |


The best compromise is usually in MI Gm/id range = 10 to 20

From gain perspective

- A large gm/ID may be good for MI
- But a small gm/ID is better for M2



- $^{\circ}$ Use large gm/ID for transistors whose gm contribute to the gain
 - Ex: input stage and cascode devices
- Use small gm/ID for transistors whose gm do not contribute to gain
 - Ex: active loads



Ratios of these parameters are width independent!

$$\frac{gm}{id}$$
, $fT = \frac{gm}{2\pi Cgg}$, $\frac{gm}{w}$, $gmro = \frac{gm}{gds}$, $VA = \frac{id}{gds}$

Building The Design Charts

MOSFET is a function of five variables

Three voltages


- VGS: Sweep (primary variable)
- VDS: Set to fixed value (e.g vdd/2)
- VSB: Set to fixed value (neglected)

Two sizing parameters


- L: Step (secondary variable)
- W: Set to a reference value (e.g., 5um)

Ploted charts for


- gm/gds vs gm/id
- Id/w vs gm/id
- gm/id vs vgs




Schematic for chart (NMOS)




Charts for NMOS MOSFET




Charts for NMOS MOSFET




Charts for NMOS MOSFET




Gm/id vs vgs for 270nm




Schematic for chart (PMOS)



Charts for PMOS MOSFET




Charts for PMOS MOSFET



Charts for PMOS MOSFET

GM/ID VS VGS




I. Common Source with Passive Load

Specification

Av = -7 v/v

BW= 90MHz

CL= 5pF



Calculation

$$BW = \frac{1}{2\pi Rout CL} ---(i) \qquad Av = gm.Rout ----(ii)$$

Rout= Rd || ro ----(iii)
$$ro = \frac{1}{gds}$$
 ----(iv)

$$ro = \frac{1}{ads} - --- (iv)$$

$$W = \frac{id}{(id/w)} ----(v)$$

Rout= 353.6
$$\Omega$$

Choose gm/id=12

Id= 1.65mA

Gm/gds = 43 v/v ----from chart

id/w=13.2 ----from chart


$$Gds = 460.4 \mu S$$

$$ro= 2.17 K\Omega$$

Rd=
$$422.43 \Omega$$

$$\frac{W}{L} = \frac{125 \mu m}{0.27 \mu m}$$

Simulation



Result and Conclusion

Simulation output

Av = -7.8

gm = 20.5mS

 $Gds=257 \mu S$

BW= 81MHz

Id = I.7 mA

Vds = Iv

Pd = 3mW

GBW= 631.8MHz

Design parameter

 $A_{V} = -7$


gm = 19.8mS

Gds=460.4 μ S

BW= 90MHz

Id = 1.65 mA

GBW= 630MHz



2. Common Source with Passive Load


Specification

GBW= 560MHz

Av = -10 v/v

CL=5pF

BW= 56MHz



Calculation

$$BW = \frac{1}{2\pi Rout.CL} ---(i)$$

Rout= Rd || ro ----(iii)
$$ro = \frac{1}{gds}$$
 ----(iv)

$$ro = \frac{1}{ads} - --- (iv)$$

$$W = id/(id/w) ----(v)$$

Rout= **568.4**
$$\Omega$$

Choose gm/id=15

$$Id= 1.17 \text{ mA}$$

gm/gds = 25.5 v/v ----from chart

id/w= 8 ----from chart


$$gds = 690 \mu S$$

ro=
$$1.45 K\Omega$$

Rd= 934.8
$$\Omega$$

$$\frac{W}{L} = \frac{146.25 \mu m}{0.25 \mu m}$$

Simulation



Result and Conclusion

Simulation output

- Av = -12.25
- gm = 15.7mS
- Gds=209 μS
- BW= 45.75MHz
- Id = I mA
- Vds = 0.9v
- Pd = 1.73 mW
- GBW= 560.4MHz

Design parameter

$$A_{V} = -10$$


$$gm = 17.6 \text{ mS}$$

$$Gds=690\mu S$$

$$Id = I.17 \text{ mA}$$

3. Common Source with current source Load

Specification
Av= -30 v/v
BW= 100 MHz
CL= IpF
GBW= 3 GHz



Calculation

• BW=
$$\frac{1}{2\pi . Rout.CL}$$
 ---(i) Av= gm.Rout ----(ii)

• Rout= rol || ro2 ----(iii)
$$ro = \frac{1}{gds}$$
 ----(iv)


• Rout= I.6
$$k\Omega$$

- Choose gm/id=15
- Id= 1.25 mA
- For MI(NMOS)
- gm/gds = 24.4 v/v ----from chart id/w= 7.69 ----from chart
- gds= 768.4 μS
- rol= I.3 KΩ
- Vgs=0.61 V

•
$$\frac{W}{L} = \frac{162.5 \mu m}{0.27 \mu m}$$

- For M2(PMOS)
- Id= 1.25 Ma
- Gm/gds = 10.2 ----(Choose)
- Gm= 12.75mA
- gm/gds = 72.8 v/v ----from chart
- id/w= 3.37 ----from chart
- gds= $175.1 \mu S$
- $ro2 = 5.71 K\Omega$
- Vbias= I.15 V -----from chart
- $\frac{W}{L} = \frac{370 \,\mu m}{0.27 \,\mu m}$

Simulation



Result and Conclusion

- Simulation output
- Av = -50.31
- gmn = 18.5 mS
- Gmp=14.8 mS
- Gdsn=216 μS
- Gdsp=152 μS
- BW= 41.9 MHz
- Id = I.2 mA
- Vds = 0.9v
- Pd =2.17 mW
- GBW= 2.1 GHz

Design parameter

Av = -30

gmn = 18.75 mS

Gmp= 12.75 mS

Gdsn = 768.4μ S

Gdsp = 175.1μ S


BW= 100 MHz

Id = I.25 mA

GBW= 3 GHz

Common Drain Amplifier

Specification Av= 0.95 v/v BW= 200 MHz CL= 5pF Vdd= 1.8 V



Calculation

• Av=
$$\frac{(Rs||ro)}{\frac{1}{gm} + (Rs||ro)}$$

Rout=
$$\frac{1}{gm}$$
|| ro || Rs


• BW=
$$\frac{1}{2\pi . Rout.CL}$$

- Rout = 159Ω
- Gm=5.9 mS
- Choose gm/id= 15.1
- Id= 390 μA
- Gm/gds= 44.5 ---- from chart
- Gds=132.5 μS

$$ro=7.54 k \Omega$$

- Rs=5.62k Ω
- Note: Rs= 2.5KΩ (iteration value)
- $\frac{id}{w} = 5.65$ --from chart
- W=69.03μm

Simulation



Result and conclusion

- Simulation output
- Av = 0.927
- Rout = 161.3Ω
- gm = 5.75 mS
- Gds=49.2 μS
- BW= 205.3 MHz
- Id =374 μA
- Vds= 0.935 V
- Pd =673.2 μw

Design parameter

Av = 0.95


BW= 200 MHz


gm = 5.9 mS

Gds=132.5 μ S

 $Id = 390 \mu A$

Waveform





Reference

- The gm/ID Design Methodology Demystified
 - Dr. Hesham A. Omran
- Youtube link: https://youtu.be/2FdDI2qpL5Q
- Ross Walker, ECE/CS 5720/6720 Fall 2017
 University of Utah

Thank You