VERILOG ASSIGNMENT

Name: Munees Sanid Roll no: KVLSI2501076

GITHUB

1. Write a verilog code to implement ALU

Design code

```
// design code for ALU
nodule alu (
        input [3:0]a,b,
        input [2:0]op,
        output reg [4:0]y);
always @(*)begin
case(op)
3'b000: y=a+b;
3'b001: y=a-b;
3'b010: y=a%b;
3'b011: y=a*b;
3'b100: y=a&b;
3'b101: y=a|b;
3'b110: y=a^b;
3'b111: y=~(a^b);
endcase
end
endmodule
```


Testbench

```
include"design.v
odule tb;
eg [3:0]a=10,b=3;
eg [2:0]op;
ire [4:0]y;
eg[8*4:0]sym;
alu dut(a,b,op,y);
or(integer i =0;i<2**3; i=i+1)begin
'b000 : sym="+";
'b010 : sym="%";
b011 : sym="*";
 b100 : sym="&";
'b101 : sym="|";
'b110 : sym="^";
'b111 : sym="~^";
#5; end
nitial begin
dumpfile("dump.vcd");
dumpvars(0,tb);
```

Output

```
VCD info: dumpfile dump.vcd opened for output.
a = 1010(10)
                            b = 0011(3)
                                          op=000
                                                       y = 01101 (13)
                                                   ::
                            b = 0011(3)
a = 1010(10)
                                          op=001
                                                   :: y= 00111 ( 7)
a = 1010(10)
                            b = 0011(3)
                                                      y= 00001 ( 1)
                                         op=010
a = 1010(10)
                            b = 0011(3)
                                         op=011
                                                   ::
                                                      y= 11110 (30)
                     &
a = 1010(10)
                            b = 0011(3)
                                                      y = 00010 (2)
                                         op=100
                                                   ::
a = 1010(10)
                            b = 0011(3)
                                          op=101
                                                   ::
                                                       y = 01011 (11)
a = 1010(10)
                            b = 0011(3)
                                                   ::
                                                      y = 01001 (9)
                                          op=110
                            b = 0011(3)
                                                   ::
                                                       y = 10110 (22)
a = 1010(10)
                                          op=111
munees-sanid@munees-sanid-HP-EliteBook-840-G6:~/github/verilog_code/day25$ ls
a.out design.v dump.vcd testbench.v waveform.pdf
```

Waveform



2. Write a Verilog code to design and Implement mod – 100 counter

Design code

Testbench

```
`include"design.v"
module tb;
reg rst,clk;
wire [6:0]count;
counter dut(rst,clk,count);
always #5 clk=~clk;
initial begin
$monitor("Sim=%0t rst=%b counter=%d",$time,rst,count);
clk=0;
rst=1;
#13 rst=0;
#2000 $finish;
end
initial begin
$dumpfile("dump.vcd");
$dumpvars(0,tb);
end
endmodule
```

Output

```
(Sim=925 rst=0 counter= 92

(Sim=935 rst=0 counter= 93

(Sim=945 rst=0 counter= 94

(Sim=955 rst=0 counter= 95

(Sim=965 rst=0 counter= 97

(Sim=975 rst=0 counter= 98

(Sim=985 rst=0 counter= 98

(Sim=995 rst=0 counter= 99

(Sim=1005 rst=0 counter= 0

(Sim=1015 rst=0 counter= 1

(Sim=1025 rst=0 counter= 2

(Sim=1035 rst=0 counter= 3

(Sim=1045 rst=0 counter= 4

(Sim=1055 rst=0 counter= 5

(Sim=1065 rst=0 counter= 6

(Sim=1075 rst=0 counter= 7
```

Waveform



3. Write Verilog code in min 4 ways to generate clock

Using always block

```
module clock;
reg clk;
// using always block to generate clock pulse
always #5 clk =~clk;
initial begin
clk=0;
#200 $finish; // $finish is neccessary to terminate infinite loop
end
initial begin
$dumpfile("clock1.vcd");
$dumpvars(0,clk);
end
endmodule
```

Using forever

```
module clock;
reg clk;
reg clk;
initial begin
clk=0;
// using forever block to generate clock pulse
forever #5 clk =~clk;
end
initial begin
#200 $finish; // $finish is neccessary to terminate infinite loop
end
initial begin
$dumpfile("clock2.vcd");
$dumppars(0,clk);
end
endmodule
```

Using repeat

```
module clock;
reg clk;
// using repeat block to generate clock pulse
initial begin
clk=0;
repeat(20) #5 clk =~clk;
end
initial begin
$dumpfile("clock3.vcd");
$dumpvars(0,clk);
end
endmodule
```

Using while

```
module clock;
reg clk;
initial begin
clk=0;
while (1)
#5 clk = ~clk;
end
initial begin
#100 $finish;
end
initial begin
$dumpfile("clock4.vcd");
$dumpvars(0,clk);
end
endmodule
```

Using for loop

```
module clock;
reg clk;
initial begin
clk=0;
for(integer i=0;i<20;i=i+1)
#5 clk = ~clk;
end
initial begin
$dumpfile("clock5.vcd");
$dumpvars(0,clk);
end
endmodule</pre>
```