



lecture 6

sequential circuits 2



Last lecture

- D flipflop




- read/write are synchronized with clock 
- can be either rising or falling edge


Shift right register (falling edge)




Shift right register




Shift left register




Alternatively....



- Select from
- shift left (down)
 - shift right (up)
 - write data
 - clear



T flip-flop (toggle)







(falling edge)



Q


\bar{Q}

What does this circuit do?
(assume falling edge triggered)




0 1 2 3 4 5 6 7 8

What does this circuit do?
(assume rising edge triggered)




Timer (count down)




0 1 2 3 4 5 6 7

Register Array




31, 30, ..., 3, 2, 1, 0


$$x = y + z$$






How to read y and z ?
How to write result into x ?




$$x = y + z$$





$$x = y + z$$



address
data
control } types of signals



For larger memory arrays, the multiplexor design is not feasible.



tri-state gate
(also known as tristate buffer)

