

# lecture 9

## MIPS assembly language 2

R

op	rs	rt	rd	shamt	funct
6	5	5	5	5	6

eg. add, sub

I

op	rs	rt	immediate
6	5	5	16

eg. lw, sw, beq

J

op	address
6	26

eg. j

## Today

- more on conditional branches
- 'immediate' versions
- signed vs unsigned
- Memory
- SPIM

#  
#  
#

if (a == b)  
f = g + h

bne \$17, \$18, Exit1  
add \$19, \$20, \$21

Exit 1:

# bne branch if not equal.

# bne has different op code than beq

## Other conditional branches?

a ≤ b      bgt  
a < b      bge ?  
a ≥ b      blt .  
a > b      ble



These instructions  
don't exist.

What to do?

## "Set less than"

slt \$s0, \$s1, \$s2

Assigns  $\$s0 = \begin{cases} 1, & \text{if } \$s1 < \$s2 \\ 0, & \text{if } \$s1 \nless \$s2 \end{cases}$

Usage:

blt \$s1, \$s2, Exit1

≡  $\begin{cases} \text{slt} & \$to, \$s1, \$s2 \\ \text{bne} & \$to, \$zero, Exit1 \end{cases}$

How to express inequalities using "less than" and "not"?

$$a < b$$

$$a \leq b \iff b < a$$


$$a > b \iff b < a$$

$$a \geq b \iff a < b$$

Desired	Required
blt $a, b, \text{Exit}$	slt $c, a, b$ bne $c, \$zero, \text{Exit}$
ble $a, b, \text{Exit}$	slt $c, b, a$ beq $c, \$zero, \text{Exit}$
bgt $a, b, \text{Exit}$	slt $c, b, a$ bne $c, \$zero, \text{Exit}$
bge $a, b, \text{Exit}$	slt $c, a, b$ beq $c, \$zero, \text{Exit}$

\*  $a, b, c$  should be registers eg.  $\$s0, \$s1, \$t0$

You can use "pseudo instructions" such as blt, ble, ... when you program. The assembler (SPIM) converts these to suitable real MIPS instructions.



slt  $\$t0, \$s0, \$s1$   
bne  $\$t0, \$zero, \text{Exit}$

Why was MIPS designed this way?


It turns out that the benefits of having fewer instructions available (the "instruction set") outweigh the overall 'costs' of having more instructions in each program.

RISC - reduced instruction set computer

Today

- more on conditional branches
- 'immediate' versions
- signed vs unsigned
- Memory
- SPIM


$$\# \quad f = h + (-13)$$



```
# if (i < 3)
# f = g + h
```

```
slti $t0, $s6, 3
beg $t0, $zero, Exit1
add $s0, $s1, $s2
```

Exit 1:



Signed vs. Unsigned

R  
add  
sub  
slt

addu  
subu  
sltu

I  
addi  
~~subi~~  
slti

addiu  
~~subiu~~  
sltiu

don't exist

```
add $s0, $s1, $s2
addu $s0, $s1, $s2
```

```
addi $s0, $s1, -357
```

↑  
[-2<sup>15</sup>, 2<sup>15</sup>-1]

Q: What is the key difference?

A: The overflow conditions.  
Recall Exercises 2 Q11.

eg.

01	~~~~~
+	01
~~~~~	
1	~~~~~

signed: overflow  
unsigned: not overflow

```
addiu $s0, $s1, 50000
```

↑  
[0, 2<sup>16</sup>-1]

```
slt $t0, $s1, $s2
sltu $t0, $s1, $s2
```

Signed vs. unsigned applies to registers too!

Example

Let { \$s0 01 ~~~~~  
\$s1 10 ~~~~~


Then slt \$t0, \$s0, \$s1 ⇒ \$t0 = 0  
sltu \$t0, \$s0, \$s1 ⇒ \$t0 = 1

```
slti $s0, $s1, -29241
sltiu $s0, $s1, 50000
```



(also exist)

## Sign extension

addi \$16, \$17, 3




addi \$16, \$17, -3



## Manipulating Bits

How to put some 32-bit pattern eg. 0x37b1fa93 into a register?

lui \$s0, 0x37b1  
ori \$s0, \$s0, 0xfa93




## Shifting bits

# shift left logical

sll \$s0, \$s1, 7

# shift right logical



srl \$s0, \$s0, 8





lui	\$s0,	0x322b	0x322b0000
srl	\$s0,	\$s0, 4	0x0322b000
srl	\$s0,	\$s0, 24	0x00000003
sll	\$s0,	\$s0, 1	0x00000006
sll	\$s0,	\$s0, 1	0x0000000c
sll	\$s0,	\$s0, 1	0x00000018

Let's take a break from MIPS instructions


## MIPS Memory



## J format (jump)



## Java Virtual Machine (any relationships?)



SPIM  
demo