

High level language programs versus Machine code

You all have experience programming in a high level language. You know that when you write a program in a language such as C or Java, the program is nothing more than a string of ASCII (or UNICODE) characters that you type on a keyboard and that are stored in a file. To run this program, you need to translate this file into executable instructions (*machine code*, made of 0's and 1's) that specify what your particular computer is supposed to do. Your particular computer has a processor (made by AMD, Intel, etc) and your program must be translated into instructions for this particular processor.

When you write your program, you typically don't want to consider what processor you are going to run this program on. This flexibility allows your program to be used on many different processors. Once you know what processor you will use, though, you need to translate the program into a language for that processor. This translation is done by a *compiler*. A compiler is a program that takes a high level language program (say, in C) and translates it into language that is written in machine code.

The situation is more complicated than what I just described, though. When you compile a C program, you get a file (called an "object file") which has machine code but which is not yet ready to execute. As you (presumably) learned in COMP 206, you also need to link various object files together.

In Java, the situation is even more complicated. Compiling a .java file gives you a .class file which is machine code. However, this machine code isn't understandable by your computer's processor. Rather it is code that runs on a virtual (abstract) computer called a Java Virtual Machine. This JVM code must be again translated – or more precisely, interpreted¹ – into machine code for your particular processor. The program which interprets the JVM code is called an interpreter. It basically simulates the JVM.

Assembly language

When computers were first invented in the 1940s, programmers had to program in machine code – they had to set 0's and 1's by flipping physical switches. For most people, it is not much fun (and certainly not efficient) to program with 0's and 1's, and so a slightly higher level of code, called *assembly language* was invented. Assembly language is just human readable machine code. The MIPS language we will use in the next few weeks is an example.

An assembly language program is an ASCII file, and is not executable. It needs to be translated into its machine code equivalent. This translation is relatively easy (compared with translating from a high level language like C to machine code). The translation from assembly language into machine code is done by a program called an *assembler*. We are not going to learn in this course how exactly this is done.² Rather, we will just learn an assembly language and get experience programming in it, and understand what this corresponds to at the level of the actual processor.

¹Translating and interpreting are not the same thing. Translation happens before the program runs. Interpreting happens while the program is running. This is the same notion of translation versus interpretation that is used in natural languages: people who work as *translators* take written documents (or digital or analog audio files) in one language and create written documents (or audio files, as in dubbing a movie) in another language. People who work as *interpreters* take spoken language in real time and convert it into another language. The two jobs are very different. When politicians travel to foreign countries, they need an interpreter, not a translator.

² If you want to learn about this topic, then take the Compiler Design course COMP 520.


MIPS

In the next few weeks, we will look at a particular computer processor: the MIPS R2000 (from here on, just known as MIPS). We will spend the next few weeks getting to know the MIPS “instruction set” (set of MIPS instructions) and we will get some experience programming in the MIPS assembly language.

Before we can introduce MIPS instructions, we need to know that these instructions can refer to two types of memory. The first is the set of 32 MIPS registers that I described in lecture 6 (page 5). The second is a much larger memory that holds all the data and instructions of a user’s programs, as well as the instructions and data of *the kernel*, i.e. operating system. If you wish to write programs for an operating system for the given computer, then you need to make use of the special instructions and data and memory locations of the kernel.

If you are new to programming, then it may surprise is that instructions and data both sit in memory. This may be counterintuitive since you might think that instructions and data are very different things. As we will see, though, both instructions and data ultimately need to be encoded as 0’s and 1’s, and so there is no reason why they cannot both sit in memory. Your intuition is correct, though, in that they are kept in separate places in memory, respecting the fact that they are different types of things.

In MIPS, we write Memory (with a capital M) to refer to a set of 2^{32} bytes (or 2^{30} words – a word is 4 bytes) that can be addressed by a MIPS program. These 2^{32} bytes do not include the 32 MIPS registers. These 2^{32} bytes should *not* be confused with an address on a physical memory chip or a location on a disk. As we will see later in the course, MIPS Memory addresses need to be translated into physical addresses.³



Up to now, you should have only a simple notion of how a MIPS computer works. This is illustrated in the figure above. You should understand that instructions and data are stored in Memory. (In particular, the instruction that is being executed at any given time is located somewhere in Memory, and this location is specified by a number in a *program counter* register.) You should

³An analogy here is postal codes versus (latitude,longitude). Postal codes are used by the postal system to sort and direct mail. (Latitude,longitude) coordinates specify where the mail goes in a physical sense.

also understand that operations such as addition and subtraction are implemented by selecting two numbers that are stored in registers, running them through the ALU, and then writing the result back into a new register.

In this lecture, we will see some instructions for carrying out such arithmetic operations. We will also see instructions for moving words to and from Memory and the registers. Finally, we will see how a program goes from one instruction to the next, and how branches to other instructions can be achieved.

Arithmetic instructions

Consider the C instruction:

$$c = a + b;$$

In the MIPS assembly language, this instruction might be written:

```
add $16, $17, $18    # register 16 is assigned the sum of registers 18 and 19
```

The \$ symbol marks a register, e.g. \$17 is register number 17. The # symbol marks a comment. When this symbol appears in a MIPS program, any characters to the right of this symbol are ignored.

Memory transfer instructions

In MIPS, we cannot perform arithmetic or logical operations on numbers that are stored in Memory. The numbers must first be brought from Memory into registers and the operation performed from there. To load a word (4 bytes) from Memory to a particular register, we use the instruction `lw`, or “load word”. The `lw` instruction specifies the *register* that we are going to write to. It also specifies the *address* in Memory of the word we want, namely the Memory address is in a register which must also be specified. Here is an example:

```
lw $16, 40($17)      # Bring a word from memory into register $16.
```

In this example, the address of the word in memory is the value in register 17, plus 40. Allowing for an offset (e.g. 40) gives the programmer more flexibility. Note: If it happens that the address of the word we want is already in \$17, then we would just give the offset 0 instead of 40.

What about the opposite operation, namely taking a word that is in a register and putting it into Memory? For this, MIPS has `sw`, which stands for “store word”.

```
sw $16, 40($17)      # Put the word in $16 into Memory
```

Again, the address of the word in Memory is the value in register 17, plus 40.

In the lecture, I described a few simple examples that combine arithmetic instructions like `add` and Memory transfer instructions. Say you are trying to perform $z = x + y$, and x and z values happen to be in registers but the value of y is not in a register, then you need to load y from Memory into a register before you can compute the sum. Similarly, if x and y are in registers but z is only

in Memory, then you need to compute the sum and store it in some other register, and then copy (store) the value in that register to `z`, which is in Memory.

In the lecture notes, I also sketched out a *data path* for the above instructions. We will go into more detail about data paths in the weeks ahead.

Branching instructions

What is the order of instructions executed in a MIPS program? The default is that instructions are executed in sequence. The *program counter (PC)* register holds the address in Memory of the currently executed instruction, and this counter is incremented after each instruction.

Sometimes, however, it is useful to branch to other instructions. You are familiar with this idea from experience with languages such as Java and C. Examples are **if-then-else** statements, **for** loops or **while** loops, **goto** statements. Branching instructions allow the program to execute an instruction other than the one that immediately follows it.

For example, consider the following snippet of C code.

```
if (a != b)
    f = g + h;
```

In MIPS assembly language, such an instruction could be implemented using `beq`, which stands for “branch if equal”, for example:

```
        beq $17, $18, Exit1      # if a is not equal to b, goto Exit1
        add $19, $20, $21        # f = g + h
Exit1:                                     # Next instruction (following if statement).
```

The `beq` instruction is an example of a *conditional branch*. A condition needs to be satisfied in order for the branch to be taken, that is, for the program to execute an instruction other than the one that directly follows.

Let's look at a slightly more complicated C instruction.

```
if (a != b)
    f = g + h;
else g = f + h;
```

This instruction is more tricky. If the condition (`a != b`) is met, then `f` is assigned a new value and the program must jump over the else statement. For this, we use a jump instruction `j`.

```
        beq $17, $18, Else      # if a is equal to b, goto Else
        add $19, $20, $21       # f = g + h
        j   Exit               # goto Exit
Else:    add $20, $19, $21       # g = f + h
Exit:
```

MIPS instruction formats: machine code

Let's now look at how these instructions are coded as 0's and 1's. Each MIPS instruction is one word (1 word = 4 bytes = 32 bits). For every MIPS instruction, the upper six bits (26 – 31) of the word contain an “op code” that specifies what operation the instruction performs. There are $2^6 = 64$ op codes. There are more than 64 operations, though, as we'll see in a moment.

MIPS has only three instruction formats, called R,I, or J. Let us look at each.

R-format instruction (R stands for register)

An example of this instruction is **add**. As we saw above, such instructions use three registers. To specify each of these registers, we need 5 bits. Thus we need 15 bits to specify the registers. This leaves $32 - 15 = 17$ bits, 6 of which are for the op code.

In general, the R format instruction is as follows:

field	op	rs	rt	rd	shamt	funct
numbits	6	5	5	5	5	6

Here is what the different fields mean:

- “op” stands for “opcode”. R-format instructions always have opcode 000000.
- “rs”, “rt”, “rd” are registers.

The rs field refers to a “source” register. This is always one of the registers is read from (RegRead1). The rd field refers to a “destination” register. This is always the register that is written to (RegWrite). The rt register can serve either as a source register or a destination register.⁴ In the case of an R format instruction, it is a source register (RegRead2).

Notice that the ordering of these three register numbers within the 32 bit machine code of the **add** instruction is not the same as the ordering defined by instruction syntax which you use when programming. (The reason why should be clear in a few weeks.)

- “shamt” stands for “shift amount” (It is not used in **add**. We will discuss it later.)
- “funct” stands for function. It is used to specify variations of an operation. For example, the subtraction operation **sub** has the same opcode as **add** but it has a different funct code.

Note that there are 64 possible R-format instruction. Why? R-format instructions always have opcode 000000, and there are $2^6 = 64$ possible funct fields. The instructions like **add**, **sub**, and bitwise operations **and**, **or**, **nor**, etc are all R format and have different funct codes.

I-format instruction: (I stands for “immediate”)

I format instructions use 6 bits for the opcode, 5 bits for each of two registers (rs and rt); and 16 bits for an *immediate value*. For **lw**, **sw**, **beq**, the immediate value is signed *offset*.

⁴It is unclear why the letter “t” is used.

field	op	rs	rt	immediate
numbits	6	5	5	16

For the **lw** instruction, a word is transferred from memory to a register. The address of the word in memory is determined by the source register *rs* which contains a 32 bit *base address* plus the 16 bit offset. The offset is a signed number (from 2^{-15} to $2^{15} - 1$). The *rt* register acts as a destination register.

For the **sw** instruction, a word is transferred from a register to memory. The address of the word in memory is determined by the source register *rs* which contains a 32 bit *base address* plus the 16 bit signed offset. The register *rt* contains the 32 bit value to be stored at this address.

For the **beq** instruction, the two registers *rs* and *rt* hold 32 bit values that are compared. Depending on the result of the comparison (true or false), the next instruction either is the next instruction in sequence ($PC + 4$ bytes) or some other instruction ($PC + \text{offset}$). The *relative address* of this other instruction is determined by the 16 bit immediate field i.e. by the offset. Note that this offset is in words, not bytes. The reason is that instructions are always one word long, so the offset is always a multiple of 4 bytes, since the instruction we are branching to is always a multiple of 4 bytes away.

J format (“jump”)

An example of the J format instruction is the jump instruction **j** that we saw earlier. This instruction uses 26 bits of address, rather than 16 bits as we saw with the I format instructions. With 26 bits, we can jump farther than we could with 16 bits.

[MODIFIED Feb. 8]: In class, I said that the jump was coded by an offset from the current instruction (as in the conditional branch discussed earlier). This was incorrect, however. In fact, the offset is from the address $0x*0000000$, where $*$ is the high order 4 bits of the PC register. I will discuss this detail a few lectures down the road when we look at data paths. For now, the important point to notice is that the instruction provides 26 bits to code where you jump to, that is, you get to jump to 2^{26} possible instruction addresses. This gives the jump instruction much greater jumping reach than the conditional branch instructions.

field	op	address
numbits	6	26

Register names (save, temporary, zero)

From what I have said up to now, you will have the impression that you are free to use any of the 32 registers ($\$0, \dots, \31) in any instruction. This is so, however. Rather, certain registers have certain purposes. I will introduce these as needed over the next few weeks.

For the instructions we have seen up to now, one typically uses only registers $\$16, \dots, \23 , that is, registers 10***. These registers are named $\$s0, \dots, \$s7$, where “s” stands for “save”.

Another set of registers that you will use commonly is $\$8, \dots, \15 , that is, registers 01***. These registers are named $\$t0, \dots, \$t7$ where the “t” stands for temporary. As we will see, these registers store values that are needed only temporarily.

As an example, consider the C or Java instruction:

$$f = g + h - i;$$

This instruction is implemented by first computing $(g + h)$ and then subtracting i from the result. The value $g + h$ is temporary in the sense that it not stored as part of the instruction. Its value is thrown away after i is subtracted. Here are the corresponding MIPS instructions:

```
add  $t0, $s1, $s2    # temporary variable $t0 is assigned the value g+h
sub  $s0, $t0, $s3     # f is assigned the value (g+h)-i
```

Another register that gets a special name is $\$0$. This register is called $\$zero$, and it always contains the value 0. The hardware prevents you from writing into this register!