lecture 12
MIPS coprocessors cl & co

floating point kernel

Floating Point Unit (FPU)

FPU

32 registers

+, -, *, /
casting

\$ fo, \$ fl, \$ f30, \$ f31 double precision uses 2 adjacent words \$ f0, \$ f2, \$ f4, ... \$ f28, \$ f30

 NOT ALLOWED

add.s \$50, \$51, \$52

add \$f0, \$f3, \$f7

mul.s \$f1, \$f0, \$f1

div.s \$f1, \$f0, \$f1

mul.d \$f2, \$f4, \$f6

div.d \$f2, \$f4, \$f6

Data Transfer Operations

CPU

32 registers, hi, lo

ALU +, -, *, /, etc

Memory

mfc1 | mtc1

FPU

32 registers

+, -, *, /

casting

mtcl \$50, \$50 mfcl \$f0, \$50

Note backwards ordering for these instructions.


Loading and storing [WC] \$ f2, 40(\$50) SWC] \$ f2, 40(\$50) address held in CPU register

1. d \$ f2, 40 (\$s0)

S. d \$ f2, 40 (\$s0)

pseudo instruction loads two adjacent words

Data Transfer Operations



Casting

int

i

float xdouble y i = (int) x x = (float) i y = (double) x x = (float) y

Casting in MIPS
- performed on CI (not CPU)

CVt. ___

eq.

Cvt.s.d \$f3,\$f0

Cvt.W.S \$f0,\$f1

1

int i
$$//$$
 \$50 float x // \$f0 $i = (int) x$

mov.s \$f4, \$f0 #\$f4 is temp cvt.w.s \$f4, \$f4 # "w" for int mfc1 \$f4, \$s0

int i
$$//$$
 \$50 float \times // \$f0 \times = (float) i

$$\#$$
 \$t| = $0 \times C \mid 0 0 0 0 0 0$

Example

int
$$i = 841242345$$

// $2^{23} < i < 2^{31}$

int $j = (int)((float)i)$

// $i \neq j$

double x, y

$$x = -0.3$$

$$y = (float)x // cast back to double$$

double1: . double
$$-0.3$$
 [.d \$f0, double] Cvt. s.d \$f2, \$f0 cvt. d.S \$f4, \$f2

other MIPS floating point ops · trunc, round, floor, ceil (convert to integer, but not type int") eg. • trunc.s \$ \$ 50, \$ \$ 2 \$ 50, \$ 52 • abs Conditional branch (compare) System Call C._____ \$ \$ \$ \$ \$ \$ \$ \$ 6 \$ vo from /to print float 2 \$f12 print double 3 \$f12 c. ____. d \$f2, \$f6 eq, It, gt, le, ge float 6 \$f0 double 7 \$f0 read branch if bolt [ase] read "hardwired" or false bc | f [abe] (not just conventions) Exceptions - overflow lecture 12 - division by O MIPS coprocessors cl & co - bad address floating point kernel

Example Coprocessor O MIPS registers 0x000+0070 addin 450, 1 Vaddr - where was bad address sll \$50, \$50, 31 0x00040074 addu \$to, \$50,\$50 Status - user? (cernel? R/W/interruptable 0x00040078 overflow? but address? Cause > program crashes (overflow error) - return address (after exception resolved) EPC before after, addi \$50, \$0, 8 Vaddr 0x0000 ff 11 0x0000 ff 13 Status \$51, \$0, 0 addi 30 \bigcirc Cause div \$50, \$51 EPC 0 0x00400078 Defails omitted. Same error (in MARS) 30 means overflow error \$50, inst Str: asciiz "Hello" inst: 1 a IW \$ to, 0(\$ 20) la \$50, str j before after,
0 0x00+00070 Vaddr => MARS assembler error 0x6000 ff 11 0x0060 ff 13 Status 0 Cause Ox00400078 EPC

Floating point exceptions? - division by zero - overflow 2 + 2 127 - underflow 2 - 127 - 24 - issues with NaN : WHAT DOES MARS DO?

RECALL LECTURE 3

exponent code	exponent value
00000000	reserved
0000000	- 126
00000010	- 125
0111111	0
1000000	1
0000001	2
	•
· .	٠
[127
	reserved

RECALL LECTURE 3

addi
$$$$s0, $$0, 1$$$
 $$$II $$$s0, $$s0, 30$
 $$$mtc1 $$$4s0, $$f0

 $$$cvt.s.w $$$40, $$f0

 $$$mul.s $$$40, $$f0, $$f0

 $$$mul.s $$$40 = + $$$$$$$$$exception}$$$$$$$$

RECALL LECTURE 3

mtcl \$0, \$f0

no need to convert

divide by 0

positivefluat: . float 13

1.5 \$ fo, positive float

mtcl \$0, \$51

div.s \$f2, \$f0, \$f)

mtc1 \$0, \$1, \$71 div.s \$72, \$51, \$71