



## V BUS Filtering Stage




## SHARED CONNECTORS WITH CNTRL BOARD


### GATE DRIVER CONNECTORS



### 5V and 3V3 from Controller Board




### Current Sensor Output / VBUS / RESET




GND\_CURRENTSENS and GND\_CTRL are not connected to each other on Power Board. They are connected on the CNTRL Board.

## V BUS Voltage Sensing Stage



### Option A



### Option B




## GATE DRIVER FAULT SIGNAL GENERATION STAGE (A, B, C)




For FAULT signals coming from each GATE Driver HS LS pair, the FAULT and RDY output signals from the gate drivers are processed. From each Side (HS and LS), a FAULT and RDY signal is produced. For the generation of ONE FAULT signal associated to each PHASE, an AND gate is employed. The output of this AND Gate is NOTFAULT (0 -> FAULT / 1 -> NOTFAULT). Then, a differential pair of A-FAULT-F and A-FAULT-N is generated from the differential line drivers for noise reduction.

FAULT: 0 -> FAULT / 1 -> NOTFAULT  
READY: 0 -> FAULT / 1 -> NOTFAULT  
OUTPUT: 0 -> FAULT / 1 -> NOTFAULT


## ADDITIONAL 12V TO 5V CONVERSION




## POWER ON LEDs




## DRIVER/ RECEIVER STAGE FOR PWM AND FAULT SIGNALS - PHASE A





## DRIVER/ RECEIVER STAGE FOR PWM AND FAULT SIGNALS - PHASE B



## DRIVER/ RECEIVER STAGE FOR PWM AND FAULT SIGNALS - PHASE C










A circuit diagram showing a parallel combination of two resistors, R106 and R110, both labeled 5.1. The input is labeled 5VP\_Filt.



should be placed as close as possible to associated Gate Drivers



Title		
Size B	Number	Revision
Date:	8/14/2021	Sheet of
File:	C:\Users\...\DCDC CONV.SchDoc	Drawn By:



Title		
Size	Number	Revision
D		
Date:	8/14/2021	Sheet of
File:	C:\Users\Gate Drives.SchDoc	Drawn By: