



8 RDQ[0:15]

DDR3/DDR2 Interface
The pinout is different
when use DDR3 and DDR2

diff pair




Test Pad for signal measurement




spi_cs0 (I/O)	nd_cs_n (O)
spi_cs1 (I/O)	nd_we_n (O)
spi_clk (I/O)	nd_re_n (O)
spi_miso (I/O)	nd_d[4] (I/O)
spi_mosi (I/O)	nd_d[5] (I/O)
spi_wp (I/O)	nd_d[6] (I/O)
spi_hold (I/O)	nd_d[7] (I/O)

Nand Flash/ SD-XC/SPI Flash

sd_wp (I)	nd_wp (O)
sd_clk (I/O)	nd_rb_n (I)
sd_cd (I)	nd_cle (O)
sd_cmd (I/O)	nd_ale (O)
sd_data[0] (I/O)	nd_d[0] (I/O)
sd_data[1] (I/O)	nd_d[1] (I/O)
sd_data[2] (I/O)	nd_d[2] (I/O)
sd_data[3] (I/O)	nd_d[3] (I/O)




RGMII Interface



Note:

1. MT7621A/S MDC/MDIO cannot use to GPIO when needs control external/internal PHY
2. GE2 group cannot use to GPIO when WAN/LAN total bandwidth is up to 2G. Keeps the pin floating.

MediaTek Confidential

MediaTek Inc.		<i>No. 1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.</i>		<i>TEL: +886-3-567-0766 Fax: +886-3-578-7610</i>	
	Title MT7621A				
	Size A	Document Number MT7621A		Drawn <i>Henrych. Chen</i>	Rev V41
	Date:	Thursday, April 23, 2015		Sheet 3 of 19	


MT7621 Power

Please notice

Power and GND PCB layout is very important

(1) 1.1VD netlist PCB layout avoid voltage dropout

(2) Better GND connection can get good EMI performance



MediaTek Confidential

MediaTek Inc.


No. 1, Dusing Rd. 1, Hsinchu Science Park
Hsinchu, Taiwan 300, R.O.C.

TEL: +886-3-567-0766
Fax: +886-3-578-7610

MEDIA/TEK

Title MT7621A			
Size A	Document Number MT7621A	Drawn Henrych.chen	Rev V41
Date: Thursday, April 23, 2015	Sheet 4	of 19	



Giga SW



MediaTek Confidential

MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
MEDIATEK	Title		MT7621A		
	Size	Document Number	Drawn	Rev	
	B	MT7621A	Henry.chen		V41
	Date:	Thursday, April 23, 2015	Sheet	5	of 19

LED



MediaTek Confidential


MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
MEDIATEK	Title MT7621A				
	Size B	Document Number MT7621A		Drawn Henrych.Chen	Rev V41
	Date:	Thursdav, April 23, 2015		Sheet 7 of	19

Boot Strapping


Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE		100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	0: 1:3 1: 1:4	
TXD2	DRAM_TYPE	0: DDR3 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) 0010: Normal / Boot from SPI 3-byte address 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMII / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	

Giga Switch Hardware Trap

Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] 4'b0000: IDDQ mode 4'b0001: IOTEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) 4'b0111: SCAN-MBIST-OLT mode 4'b1000: AFE-OLT mode 4'b1001: GPHY ATE mode 4'b1010: GPHY ADUMP mode 4'b1011: GPHY ADUMP probe mode 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_sel[1:0] 2'b01: 20MHz 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		




PCIE slot #2




		MediaTek Confidential	
MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.	
		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
MEDIATEK	Title	MT7621A	
	Size	Document Number	Drawn
	B	MT7621A	Jimmy
	Date:	Thursday, April 23, 2015	Sheet 10 of 19

System Power


For USB/PCIe PHY Power (1.2V)
Current= 300mA


$$V_{out} = 0.8(1 + R1/R2)$$

Reset Circuit





1.14V/1.5A





1.14V Buck needs better load trans performance.

1.0V/1.5A






5V / 3A


$$V_{out} = 0.92(1 + R_{255}/R_{256})$$

$$V_{out} = 0.92(1 + R_{251}/R_{252})$$


```
8/11 Modify Start-up time
C1108 0.1uF -> 10nF
R774 10K -> 100K
R765 10K -> 100K
C1087 NI -> 0.1uF
```

MediaTek Confidential

XMER choose common chock near
MT7621 side for better EMI




MediaTek Confidential

MediaTek Inc.		No.1, Dusing Rd., Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
	Title				
	MT7621A				
	Size B	Document Number MT7621A	Drawn <i>Jimmy</i>	Rev V41	
	Date:	Thursday, April 23, 2015	Sheet 12	of 19	


RF port is more sensitive to ESD for advanced silicon process.
The design of ESD protection must take into consideration since sample pilot run stage.
For detail, please contact with MTK technical contact window.
Place DC block capacitor near MT7612 RX pin. (red circle 1)
* If FEM has DC-block-capacitor inside design, system could use FEM component as ESD
discharging path directly. For example, use C017/C042 OR instead of 10pF in EX785601 case.
(red circle 2)
* Place MT7612E, DC block capacitor and FEM inside shielding case to avoid human touching.

Placement Note
C05 and C08 DC coupling capacitor should
place in shielding case, and near MT7612E
pin out




Boot Strapping (Internal Pull High/Low)


EE_CLK	0 : 40MHz Xtal (default) 1 : 20MHz Xtal
MOSI	0 : R-Fuse (default) 1 : EEPROM
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12] 001: Boot from ROM (default)




5G External SW/LNA Circuit (WF0)



5G External SW/LNA Circuit (WF1)






WiFi先暫放0.47uF 0402 電容, 但會視PCB空間壓縮成0.1uF 0201 電容.



$V_{out} = 0.8(1 + R1/R2)$








eMMC
Always Card Detected
Always Write Enable



sd_wp (I)	nd_wp (O)
sd_clk (I/O)	nd_rb_n (I)
sd_cd (I)	nd_cle (O)
sd_cmd (I/O)	nd_ale (O)
sd_data[0] (I/O)	nd_d[0] (I/O)
sd_data[1] (I/O)	nd_d[1] (I/O)
sd_data[2] (I/O)	nd_d[2] (I/O)
sd_data[3] (I/O)	nd_d[3] (I/O)

MediaTek Confidential

MediaTek Inc.		No.1, Dusing Rd. 1, Hsinchu Science Park Hsinchu, Taiwan 300, R.O.C.		TEL: +886-3-567-0766 Fax: +886-3-578-7610	
MEDIATEK		Title Storage (MT7621 eMMC 4.3)			
		Size B	Document Number MT7621A	Drawn Henry Chen	Rev V41
		Date: Thursday, April 23, 2015	Sheet 16 of 19		


[illegible]

2G External PA/LNA Circuit (WF1)



14 trsw_p_03 trsw_p_03
14 trsw_p_03 trsw_p_03
14 ina2g5g_pe0_03 ina2g5g_pe0_03
14 ina2g5g_pe1_03 ina2g5g_pe1_03
14 pa2g_pe0_03 pa2g_pe0_03
14 pa2g_pe1_03 pa2g_pe1_03

2G External PA/LNA Circuit (WF0)



14 WF1_RF_2G_TRX WF1_RF_2G_TRX
14 WF0_RF_2G_TRX WF0_RF_2G_TRX
14 WF1_RF_2G_RX_AUXIN WF1_RF_2G_RX_AUXIN
14 WF0_RF_2G_RX_AUXIN WF0_RF_2G_RX_AUXIN

