



Boot Strapping


	Boot Strapping		
Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	0: 1:3 1: 1:4	
TXD2	DRAM_TYPE	0: DDR3 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GP100}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte addr 0001: Normal / Boot from ROM (NAND page 0010: Normal / Boot from SPI 3-byte addr 0011: Normal / Boot from SPI 4-byte addr 0100: iNIC RGMI / Boot from ROM 0101: iNIC NII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 0100: iNIC RGMII / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTX 1001: Normal / Boot from ROM (NAND page 1011: Normal / Boot from ROM (NAND page 1101: Debug mode 1110: Scan mode 1111: Final Test	2k+64 bytes) ress AL clock 2k+128 bytes) 4k+128 bytes)


Pin Name	Trap	Fuction	Description	Defau
PO_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] chip_mode[3:0] d*b0001: IDDQ mode d*b0011: RNDTREE mode d*b0011: RNDTREE mode d*b0011: RNIG mode (both IO and std-cell) d*b0101: SCAN mode (internal) d*b0101: SCAN mode (internal) d*b0101: SCAN-COMP mode (compression) d*b0110: SCAN-COMP mode (compression) d*b11001: SCAN-MBIST-OLT mode d*b1001: GPHY ATE mode d*b1001: GPHY ADUMP mode d*b1011: GPHY ADUMP mode d*b1101: Reserved d*b1101: Reserved d*b1110: bootup probe mode d*b11111: normal mode	4'b111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection ☐ xtal_freq_sel[1:0] 2bot: 20MHz☐ 2'b10: 40MHz 2'b11: 25MHz	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		















	Title	MT7612			
T-CHIP	Size C	Document Number MT7612	Drawn CXL	Rev V00	
	Date:	Friday, October 24, 2014	Sheet 8 o	of 14	











EE_CLK	0 : 40MHz Xtal (default) 1 : 20MHz Xtal
MOSI	0 : E-Fuse (default) 1 : EEPROM
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12] 001:Boot from ROM (default)


Title MT7612


II-CHIP Size | Document Number | Driven | Rev | V00 | Ch. | V00




For DVDD_IO_NFC(1.8V)













	Title MT7612			
T-CHIP	Size	Document Number	Drawn	Rev
	С	MT7612	CXL	V00
	Date:	Friday, October 24, 2014	Sheet 14	of 14