



<i>T-CHIP</i>	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014 Sheet 2 of 14			

RGMII Interface




<i>T-CHIP</i>	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014		Sheet 3 of 14	

MT7621 Power






T-CHIP	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014 Sheet 4 of 14			




Giga SW



<i>T-CHIP</i>	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014		Sheet 5 of 14	



T-CHIP	Title			
	MT7612			
	Size	Document Number	Drawn	Rev
	C	MT7612	CXL	V00
Date: Friday, October 24, 2014 Sheet 6 of 14				







Boot Strapping


Pin Name	Description	Value	
SPI_CLK	DRAM_FROM_EE	For non scan mode: 0: DRAM/PLL configuration from EEPROM 1: DRAM configuration from Auto Detect	For FT mode: 0: SUTIF 1: 3-wire SPI
{SPI_CS1_N, SPI_CS0_N, MDC }	XTAL_MODE	000: 20 MHz, Self Oscillation mode 001: 20 MHz, Single end input 010: 20 MHz, differential input 011: 40 MHz, Self Oscillation mode	100: 40 MHz, Single end input 101: 40 MHz, differential input 110: 25 MHz, Self Oscillation mode 111: 25 MHz, Single end input
PERST_N	OCP_RATIO	0: 1:3 1: 1:4	
TXD2	DRAM_TYPE	0: DDR3 1: DDR2	
{RTS2_N, RTS3_N, TXD1, GPIO0}	CHIP_MODE[3:0]	0000: Normal / Boot from SPI 4-byte address and XTAL clock 0001: Normal / Boot from ROM (NAND page 2k+64 bytes) 0010: Normal / Boot from SPI 3-byte address 0011: Normal / Boot from SPI 4-byte address 0100: iNIC RGMII / Boot from ROM 0101: iNIC MII / Boot from ROM 0110: iNIC RVMII / Boot from ROM 0111: iNIC PHY / Boot from ROM 1000: iNIC RGMII / Boot from ROM and XTAL clock 1001: Normal / Boot from internal SRAM 1010: Normal / Boot from ROM (NAND page 2k+128 bytes) 1011: Normal / Boot from ROM (NAND page 4k+128 bytes) 1100: Normal / Boot from ROM (NAND page 4k+224 bytes) 1101: Debug mode 1110: Scan mode 1111: Final Test	

Giga Switch Hardware Trap



Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] <input type="checkbox"/> 4'b0000: IDDQ mode <input type="checkbox"/> 4'b0001: IOTEST mode <input type="checkbox"/> 4'b0010: NANDTREE mode <input type="checkbox"/> 4'b0011: RING mode (both IO and std-cell) <input type="checkbox"/> 4'b0100: MBIST <input type="checkbox"/> 4'b0101: SCAN mode (internal) <input type="checkbox"/> 4'b0110: SCAN-COMP mode (compression) <input type="checkbox"/> 4'b0111: SCAN-MBIST-OLT mode <input type="checkbox"/> 4'b1000: AFE-OLT mode <input type="checkbox"/> 4'b1001: GPHY ATE mode <input type="checkbox"/> 4'b1010: GPHY ADUMP mode <input type="checkbox"/> 4'b1011: GPHY ADUMP probe mode <input type="checkbox"/> 4'b1100: Reserved <input type="checkbox"/> 4'b1101: Reserved <input type="checkbox"/> 4'b1110: bootup probe mode <input type="checkbox"/> 4'b1111: normal mode <input type="checkbox"/>	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection <input type="checkbox"/> xtal_freq_sel[1:0] <input type="checkbox"/> 2'b01: 20MHz <input type="checkbox"/> 2'b10: 40MHz <input type="checkbox"/> 2'b11: 25MHz <input type="checkbox"/>	2'b10
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		




System Power




For USB/PCIE PHY Power (1.2V)
Current= 300mA




Reset Circuit




$$V_{out} = (R92/R93 + 1) * 0.6$$



$$V_{out} = (R94/R95 + 1) * 0.6$$




$$V_{out} = (R789/R790 + 1) * 0.8$$















$$V_{out} = (R797/R798 + 1) * 0.8$$





Title		MT7612	
Size		Document Number	
C		MT7612	
Date		Friday, October 24, 2014	
Sheet		9 of 14	
Rev		V00	
Drawn		CXL	




T-CHIP	Title MT7612			
	Size C	Document Number MT7612	Drawn CXL	Rev V00
	Date: Friday, October 24, 2014 Sheet 10 of 14			




H/W Strapping
refer to datasheet:






Boot Strapping (Internal Pull High/Low)



RE_CLK	0 : 40MHz Xtal (default) 1 : 20MHz Xtal
MOSI	0 : E-Pulse (default) 1 : RESPROM
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12] 001: Boot from ROM (default)




5G External SW/LNA Circuit (WFO)




5G External SW/LNA Circuit (WF1)










Boot Strapping (Internal Pull High/Low)	
EE_CLK	0 : 40MHz Xtal (default) 1 : 20MHz Xtal
MOSI	0 : E-Puse (default) 1 : REPROGRAM
GPIO [14:12]	Chip mode [2:0] => GPIO [14:12] 001:Boot from ROM (default)

For VRTC Power (2.8V)



$$V_{out} = 0.6V \times (1 + R71/R77)$$

For DVDD_IO_NFC(1.8V)



Title			
MT7612			
Size	Document Number	Drawn	Rev
C	MT7612	CXL	V00
Date: Friday, October 24, 2014 Sheet 14 of 14			