

MT7602E DATASHEET

802.11b/g/n Wi-Fi 2T2R Single Chip



Document Revision History

Revision	Date	Author	Description
0.01	2013/7/1	Ben Lin	Preliminary release
1.00	2013/10/7	Ben Lin	<ol style="list-style-type: none"> 1. Refine the description in section 2.3 and 2.4 2. Update power consumption in section 3.4 3. Add section 3.6 Wi-Fi RF specification 4. Add section 3.7 PMU electrical characteristics 5. Add chapter 4 functional specification
1.01	2014/1/1	Ben Lin	<ol style="list-style-type: none"> 1. Correct typo about the pin no. of GPIO19 in section 2.2. 2. Correct typo about temperature range in section 2.6.
1.02	2014/2/24	Ben Lin	<ol style="list-style-type: none"> 1. Add MCS15 sensitivity in section 3.6.2. 2. Update current consumption in section 3.5.1. 3. Modify GPIO strapping description in section 2.3. 4. Add EN 300 328 v1.8.1 compliance description in section 1.2. 5. Correct the port names in figure 6.
1.03	2014/3/24	Ben Lin	Change output power variation in section 3.6.3.

Table of Contents

Document Revision History	2
Table of Contents	3
1 System Overview	5
1.1 General Descriptions	5
1.2 Features	5
1.2.1 Platform	5
1.2.2 WLAN	5
1.3 Applications	6
1.4 Block Diagram	6
2 Product Descriptions	7
2.1 Pin Layout	7
2.2 PIN Description	8
2.3 Strapping option	10
2.4 IO control option	10
2.5 Package information	11
2.6 Ordering Information	12
2.7 TOP Marking Information	12
3 Electrical characteristics	13
3.1 Absolute maximum rating	13
3.2 Recommended operating range	13
3.3 DC characteristics	13
3.4 Thermal characteristics	13
3.5 Current consumption	14
3.5.1 WLAN current consumption	14
3.6 Wi-Fi RF specification	14
3.6.1 Wi-Fi RF Block Diagram	14

3.6.2	Wi-Fi 2.4GHz band RF receiver specifications	14
3.6.3	Wi-Fi 2.4GHz band RF transmitter specifications	15
3.7	PMU electrical characteristics	16
4	Functional specification	17
4.1	System	17
4.1.1	Power Management Unit	17
4.1.2	EFUSE OTP	17
4.1.3	GPIO	18
4.2	Host interface architecture	18
4.2.1	PCI Express	18
4.3	MCU Subsystem	18
4.4	Wi-Fi Subsystem	18
4.4.1	Wi-Fi MAC	18
4.4.2	WLAN Baseband	19
4.4.3	WLAN RF	19

1 System Overview

1.1 General Descriptions

The MT7602E is a highly integrated single chip which has built in a 2x2 single-band wireless LAN radio. It supports IEEE 802.11b/g/n standard and provides the highest PHY rate up to 300Mbps, offering feature-rich wireless connectivity and reliable throughput from an extended distance.

Optimized RF architecture and baseband algorithms provide superb performance and low power consumption. MT7602E integrates PA/LNA such that the number of the external components is reduced to minimum. Intelligent MAC design deploys a high efficient DMA engine and hardware data processing accelerators which offloads the host processor.

The MT7602E supports the 802.11i security standard and implements hardware acceleration for TKIP, CCMP and WAPI. The device also supports 802.11e QoS for video, voice, and multimedia applications.

1.2 Features

1.2.1 Platform

- Embedded high-performance 32-bit RISC microprocessor
- Highly integrated RF with 55nm CMOS technology
- Integrate high efficiency switching regulator
- 20/40MHz crystal clock support with low power operation in sleep mode
- Best-in-class active and idle power consumption performance
- Compact 9mm x 9mm QFN76L package
- Fully compliance with PCIe base specification v1.1 with OBFF, LTR ECN support
- Buffered clock output for co-clock with other SOC chipset
- Integrate EFUSE to eliminate the requirement for external EEPROM
- External serial flash support
- 14 programmable general purpose Input / Output
- 2 configurable LED pins
- Internal thermal sensor for temperature compensation and thermal protection.
- Self calibration

1.2.2 WLAN

- IEEE 802.11 b/g/n compliant
- Support 20MHz and 40MHz bandwidth in 2.4GHz band
- 2T2R mode with data rate up to 300Mbps (MCS15)
- Support 256QAM in 2.4GHz band
- Support STBC, LDPC, MRC, and transmit Beamforming
- Greenfield, mixed mode, legacy modes support
- Frame aggregation
- Integrated LNA, PA, and T/R switch.
- Optional external LNA and PA support.

- IEEE 802.11 d/e/h/i/k/r/w support
- Security support for WFA WPA/WPA2 personal, WPS2.0, WAPI
- Supports 802.11w protected managed frames
- QoS support of WFA WMM, WMM PS
- 802.11 to 802.3 header translation offload
- Supports Wi-Fi Direct
- Per packet transmit power control
- Conforms to ETSI EN 300 328 V1.8.1

1.3 Applications

MT7602E is designed for PCI Express Full/Half Mini Card as well as Next Generation Form Factor (NGFF). It is suitable for the following applications.

- Desktop PC
- Laptop NB
- Tablet NB
- xDSL modem
- AP router

1.4 Block Diagram




Figure 1 MT7602E block diagram

2 Product Descriptions

2.1 Pin Layout

	76	75	74	73	72	71	70	69	68	67	66	65	64	63	62	61	60	59	58		
EE_CS	1																			57	NC
GPI000	2																			56	AVDD33
GPI001	3																			55	AVDD15
GPI002	4																			54	GPI019
GPI003	5																			53	GPI020
AVDD15_WF0_SX	6																			52	GPI021
AVDD15_XO	7																			51	LED_B
XO	8																			50	LED_A
CLK_OUT	9																			49	GPI016
AVDD15_WF0_LF	10																			48	GPI015
EE_CLK	11																			47	GPI014
EE_MOSI	12																			46	GPI013
EE_MISO	13																			45	GPI012
TEST_MODE	14																			44	GPI011
LDO_RST_N	15																			42	DVDD33
WAKE_N	16																			42	DVDD12
CLKREQ_N	17																			41	AVDD33_SMPS
PERST_N	18																			40	LXBK
DVDD12	19																			39	AVSS33_SMPS
	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38		
	DVDD33	AVDD33_PCIE	PCIE_CKN	PCIE_CKP	PCIE_VRT	AVDD33_PCIE	PCIE_TXN	PCIE_TXP	AVDD12_PCIE	PCIE_RXN	PCIE_RXP	AVSS12_PCIE	NC	NC	AVDD33	DVDD12	CLDO	AVDD15_CLDO	AVSS33_MISC		

Figure 2 Top view of MT7602E QFN pin-out.

2.2 PIN Description

QFN76	Pin Name	Pin description	Default PU/PD	I/O	Supply domain
Reset and clocks					
15	LDO_RST_N	External system reset active low	N/A	Input	DVDD33
8	XO	Crystal input or external clock input	N/A	Input	AVDD15_XO
PCIe interface					
16	WAKE_N	Request system to wake from the sleep/suspend state	PU	Output	DVDD33
17	CLKREQ_N	Reference clock request signal	PU	Output	DVDD33
18	PERST_N	PCIe functional reset	PU	Input	DVDD33
22	PCIE_CKN	PCIe differential reference clock	N/A	Input	AVDD33_PCIE
23	PCIE_CKP	PCIe differential reference clock	N/A	Input	AVDD33_PCIE
26	PCIE_TXN	PCIe transmit differential pair	N/A	Output	AVDD33_PCIE
27	PCIE_TXP	PCIe transmit differential pair	N/A	Output	AVDD33_PCIE
29	PCIE_RXN	PCIe receive differential pair	N/A	Input	AVDD33_PCIE
30	PCIE_RXP	PCIe receive differential pair	N/A	Input	AVDD33_PCIE
24	PCIE_VRT	PCIe resister reference	N/A	Analog	
EEPROM/flash interface					
13	EE_MISO	External memory data input / Antenna select	PD	Input	DVDD33
12	EE_MOSI	External memory data output / Antenna select	PD	Output	DVDD33
11	EE_CLK	External clock	PD	Output	DVDD33
1	EE_CS	External chip select	PU	Output	DVDD33
Programmable I/O					
2	GPIO0	Programmable input/output	PD	In/out	DVDD33
3	GPIO1	Programmable input/output	PD	In/out	DVDD33
4	GPIO2	Programmable input/output	PD	In/out	DVDD33
5	GPIO3	Programmable input/output	PD	In/out	DVDD33
44	GPIO11	Programmable input/output	PD	In/out	DVDD33
45	GPIO12	Programmable input/output	PD	In/out	DVDD33
46	GPIO13	Programmable input/output	PD	In/out	DVDD33
47	GPIO14	Programmable input/output	PD	In/out	DVDD33
48	GPIO15	Programmable input/output	PD	In/out	DVDD33
49	GPIO16	Programmable input/output	PU	In/out	DVDD33

54	GPIO19	Programmable input/output	PD	In/out	DVDD33
53	GPIO20	Programmable input/output	PD	In/out	DVDD33
52	GPIO21	Programmable input/output	PD	In/out	DVDD33
LED					
50	LED_A	Programmable open-drain LED controller	PU	Output	DVDD33
51	LED_B	Programmable open-drain LED controller	PU	Output	DVDD33
WiFi radio interface					
64	WF1_RF_AUXIN_G	RF g-band auxiliary RF LNA port	N/A	Input	
65	WF1_RFIO_P_G	RF g-band RF port	N/A	In/Out	
66	WF1_RFION_G	RF g-band RF port	N/A	In/Out	
73	WF0_RF_AUXIN_G	RF g-band auxiliary RF LNA port	N/A	Input	
75	WF0_RFIO_P_G	RF g-band RF port	N/A	In/Out	
76	WF0_RFION_G	RF g-band RF port	N/A	In/Out	
9	CLK_OUT	XTAL buffered clock output	N/A	Output	
PMU/SMPS					
36	CLDO	LDO 1.2V output	N/A	Output	
37	AVDD15_CLDO	Digital LDO 1.5V input	N/A	Input	
41	AVDD33_SMPS	SMPS 3.3V power supply	N/A	Input	
40	LX BK	SMPS 1.5V output	N/A	Output	
Miscellaneous					
14	TEST_MODE	Test mode enable	N/A	Input	DVDD33
Power supplies					
20, 43	DVDD33	Digital 3.3v I/O power supply	N/A	Power	
19, 35, 42	DVDD12	Digital 1.2v core power supply	N/A	Power	
21, 25	AVDD33_PCIE	PCIe 3.3V power supply	N/A	Power	
28	AVDD12_PCIE	PCIe 1.2V power supply	N/A	Power	
58, 59	AVDD33_WF1_MISC	RF 3.3v power supply	N/A	Power	
67	AVDD33_WF1_PA_G	RF 3.3v power supply	N/A	Power	
68	AVDD33_WF0_MISC	RF 3.3v power supply	N/A	Power	
74	AVDD33_WF0_PA_G	RF 3.3v power supply	N/A	Power	
34, 56	AVDD33	Analog power supply	N/A	Power	
6	AVDD15_WF0_SX	RF 1.5v power supply	N/A	Power	
7	AVDD15_XO	RF 1.5v power supply	N/A	Power	
10	AVDD15_WF0_LF	RF 1.5v power supply	N/A	Power	
63	AVDD15_WF1_TRX	RF 1.5v power supply	N/A	Power	
72	AVDD15_WF0_TRX	RF 1.5v power supply	N/A	Power	

55	AVDD15	Analog 1.5v power supply	N/A	Power	
31	AVSS12_PCIE	PCIe ground	N/A	Ground	
38	AVSS33_MISC	PMU ground	N/A	Ground	
39	AVSS33_SMPS	PMU ground	N/A	Ground	
32, 33, 57, 60, 61, 62, 69, 70, 71	NC	Reserved	N/A	N/A	
E-PAD	VSS	Ground	N/A	Ground	

Table 1 Pin descriptions

2.3 Strapping option

5 pins are used to set the default status of the chip for different applications. The pins are all internally pulled down. The users can connect the pin with an external small resistor (1K Ω or less) to VDD33 when they want to change the application. Those pins are sampled at Power-On-reset to determine the default status.

EXT_EE_SEL is used to identify if the external EEPROM or the internal Efuse is used. XTAL_20_SEL is used to identify if 20MHz or 40MHz clock is used. CHIP_MODE is used for testing purpose, and the user should set normal mode for normal application.

QFN76	Pin Name	Pin description	Instruction for external circuit
12	EE_MOSI	EXT_EE_SEL	EEPROM: connect to VDD33 Efuse: Not connect (internal pull down)
11	EE_CLK	XTAL_20_SEL	XTAL is 20MHz: connect to VDD33 XTAL is 40MHz: Not connect (internal pull down)
47	GPIO14	CHIP_MODE[2]	Normal mode: Not connect (Internal pull down)
46	GPIO13	CHIP_MODE[1]	Normal mode: Not connect (Internal pull down)
45	GPIO12	CHIP_MODE[0]	Normal mode: Not connect (Internal pull up)

Table 2 Strapping option

2.4 IO control option

MT7602E provides 14 configurable I/O functions to support diversified applications. The IO functions can be configured through the control register IO_MODE. It supports external front-end module on dual bands for high power requirement. Open drained IOs are available for LED. The most common configuration is listed in the table below.

QFN76	Pin Name	GPIO mode	Default mode	IO mode 7	IO mode 4	IO mode 3
2	GPIO0	GPIO0	Reserved	Reserved	Reserved	Reserved
3	GPIO1	GPIO1	GPIO1	Reserved	GPIO1	Reserved
4	GPIO2	GPIO2	WL_DISABLE	Reserved	WL_DISABLE	WL_DISABLE
5	GPIO3	GPIO3	GPIO3	Reserved	GPIO3	Reserved
44	GPIO11	GPIO11	GPIO11	PA2G_PE1	Reserved	GPIO11
45	GPIO12	GPIO12	GPIO12	PA2G_PE0	Reserved	LED_WL

46	GPIO13	GPIO13	GPIO13	Reserved	LNA2G_PE1	PA2G_PE1
47	GPIO14	GPIO14	GPIO14	Reserved	LNA2G_PE0	PA2G_PE0
48	GPIO15	GPIO15	Reserved	LNA2G_PE1	Reserved	Reserved
49	GPIO16	GPIO16	Reserved	LNA2G_PE0	Reserved	Reserved
50	LED_A	GPIO17	LED_WL	GPIO17	LED_WL	LNA2G_PE1
51	LED_B	GPIO18	LED_B	LED_B	LED_B	LNA2G_PE0
54	GPIO19	GPIO19	GPIO19	TRSW_N	TRSW_N	TRSW_N
53	GPIO20	GPIO20	Reserved	TRSW_P	TRSW_P	TRSW_P

Table 3 IO control option

2.5 Package information




Figure 3 Package outline drawing

2.6 Ordering Information

Part number	Package	Operational temperature range
MT7602EN	9x9x0.8 mm 76-QFN	-10~70°C
MT7602IEN	9x9x0.8 mm 76-QFN	-40~85°C

Table 4 Ordering information

2.7 TOP Marking Information

MEDIATEK MT7602EN DDDD-#### BBBBBBB	MT7602EN : Part number DDDD : Date code #### : Internal control code BBBBBBB : Lot number
---	--

Figure 4 Top marking

3 Electrical characteristics

3.1 Absolute maximum rating

Stresses beyond those conditions indicated in this section may cause permanent damage to the device.

Symbol	Parameters	Maximum rating	Unit
VDD33	3.3V Supply Voltage	-0.3 to 3.6	V
VDD12	1.2V Supply Voltage	-0.3 to 1.5	V
VDD15	1.5V Supply Voltage	-0.3 to 1.8	V
T _{STG}	Storage Temperature	-40 to +125	°C
VESD	ESD protection (HBM)	2000	V

Table 5 Absolute maximum ratings

3.2 Recommended operating range

Functional operation beyond those conditions indicated in this section is not recommended.

Symbol	Rating	MIN	TYP	MAX	Unit
VDD33	3.3V Supply Voltage	2.97	3.3	3.63	V
T _{AMB, MT7602EN}	Ambient Temperature	-10	-	70	°C
T _{AMB, MT7602IEN}	Ambient Temperature	-40	-	85	°C

Table 6 Recommended operating range

3.3 DC characteristics

Symbol	Parameter	Conditions	MIN	MAX	Unit
V _{IL}	Input Low Voltage	LVTTL	-0.28	0.6	V
V _{IH}	Input High Voltage		2.0	3.63	V
V _{T-}	Schmitt Trigger Negative Going Threshold Voltage	LVTTL	0.68	1.36	V
V _{T+}	Schmitt Trigger Positive Going Threshold Voltage		1.36	1.7	V
V _{OL}	Output Low Voltage	I _{OL} = 1.6~14 mA	-0.28	0.4	V
V _{OH}	Output High Voltage	I _{OH} = 1.6~14 mA	2.4	VDD33+0.33	V
R _{PU}	Input Pull-Up Resistance	PU=high, PD=low	40	190	KΩ
R _{PD}	Input Pull-Down Resistance	PU=low, PD=high	40	190	KΩ

Table 7 DC description

3.4 Thermal characteristics

Symbol	Description	Performance	
		TYP	Unit
T _J	Maximum Junction Temperature (Plastic Package)	125	°C

Θ_{JA}	Junction to ambient temperature thermal resistance ^[1]	17.58	°C/W
Θ_{JC}	Junction to case temperature thermal resistance	10.51	°C/W
Ψ_{Jt}	Junction to the package thermal resistance ^[2]	2	°C/W

Note:

[1] JEDEC 51-7 system FR4 PCB size: 76.2x114.3mm

[2] 9mm x 9mm QFN76L package

Table 8 Thermal information

3.5 Current consumption

3.5.1 WLAN current consumption

Description	Performance	
	TYP	Unit
Sleep mode	4	mA
RX Active, HT40, MCS15	296	mA
RX Power saving, DTIM=1	65	mA
RX Listen	236	mA
TX HT40, MCS15 @ 17dBm	672	mA
TX HT40, MCS8 @ 20dBm	756	mA
TX CCK, 11Mbps @ 20dBm	464	mA

Note: All result is measured with internal switching regulator enabled. TX power is measured at antenna port.

Table 9 WLAN Current Consumption

3.6 Wi-Fi RF specification

3.6.1 Wi-Fi RF Block Diagram

The frond-end loss with diplexer:

- 2.4GHz insertion loss is 0.8dB.




Figure 5 2.4GHz RF front-end configuration

3.6.2 Wi-Fi 2.4GHz band RF receiver specifications

The specification in table below is measured at the antenna port, which includes the frond-end loss.

Parameter	Description	Performance			
		MIN	TYP	MAX	Unit
Frequency range		2412	-	2484	MHz

RX sensitivity	1 Mbps CCK	-	-98	-	dBm
	2 Mbps CCK	-	-94	-	dBm
	5.5 Mbps CCK	-	-92	-	dBm
	11 Mbps CCK	-	-89	-	dBm
RX sensitivity	6 Mbps OFDM	-	-92.5	-	dBm
	9 Mbps OFDM	-	-91.5	-	dBm
	12 Mbps OFDM	-	-91	-	dBm
	18 Mbps OFDM	-	-88.5	-	dBm
	24 Mbps OFDM	-	-84.5	-	dBm
	36 Mbps OFDM	-	-82	-	dBm
RX Sensitivity BW=20MHz Green Field 800ns Guard Interval Non-STBC	48 Mbps OFDM	-	-77	-	dBm
	54 Mbps OFDM	-	-76	-	dBm
	MCS 0	-	-92.5	-	dBm
	MCS 1	-	-89.5	-	dBm
	MCS 2	-	-88	-	dBm
	MCS 3	-	-84	-	dBm
RX Sensitivity BW=40MHz Green Field 800ns Guard Interval Non-STBC	MCS 4	-	-81.5	-	dBm
	MCS 5	-	-77	-	dBm
	MCS 6	-	-75.5	-	dBm
	MCS 7	-	-74	-	dBm
	MCS 15	-	-72	-	dBm
	MCS 0	-	-89	-	dBm
Maximum Receive Level	MCS 1	-	-87	-	dBm
	MCS 2	-	-84.5	-	dBm
	MCS 3	-	-81	-	dBm
	MCS 4	-	-78	-	dBm
	MCS 5	-	-74	-	dBm
	MCS 6	-	-72.5	-	dBm
Receive Adjacent Channel Rejection	MCS 7	-	-71	-	dBm
	MCS 15	-	-69	-	dBm
	11 Mbps CCK	-	-10	-	dBm
	6 Mbps OFDM	-	-10	-	dBm
	54 Mbps OFDM	-	-10	-	dBm
	MCS0	-	-10	-	dBm
Receive Adjacent Channel Rejection (HT20)	MCS7	-	-10	-	dBm
	1 Mbps CCK	-	40	-	dBm
	11 Mbps CCK	-	36	-	dBm
	6 Mbps OFDM	-	39	-	dBm
Receive Adjacent Channel Rejection (HT40)	54 Mbps OFDM	-	22	-	dBm
	MCS 0	-	34	-	dBm
Receive Adjacent Channel Rejection (HT20)	MCS 7	-	9	-	dBm
	MCS 0	-	25	-	dBm
Receive Adjacent Channel Rejection (HT40)	MCS 7	-	9	-	dBm

Table 10 2.4GHz RF receiver specifications

3.6.3 Wi-Fi 2.4GHz band RF transmitter specifications

The specification in table below is measured at the antenna port, which includes the frond-end loss.

Parameter	Description	Performance
-----------	-------------	-------------

		MIN	TYP	MAX	Unit
Frequency range		2412	-	2484	MHz
Output power	1~11 Mbps CCK	-	20	-	dBm
	6 Mbps OFDM	-	20	-	dBm
	54 Mbps OFDM	-	18	-	dBm
	HT20/HT40, MCS 0	-	20	-	dBm
	HT20/HT40, MCS 7	-	18	-	dBm
Output power variation ¹	TSSI closed-loop control across all temperature range and channels and VSWR $\leq 1.5:1$.	-1.5	-	1.5	dB
Carrier suppression		-	-	-30	dBc
Harmonic Output Power	2nd Harmonic	-	-45	-	dBm/MHz
	3rd Harmonic	-	-45	-	dBm/MHz

Note 1: VDD33 voltage is within $\pm 5\%$ of typical value.

Table 11 2.4GHz RF transmitter specifications

3.7 PMU electrical characteristics

PARAMETER	CONDITIONS	PERFORMANCE			
		MIN	TYP	MAX	Unit
Switching regulator					
Input voltage		2.97	3.3	3.63	V
Output voltage	Default voltage setting in the programmable range ¹	1.5	1.6	1.8	V
Output current		-	-	800	mA
Quiescent current	<1mA load current	-	40	55	uA
Line regulation	3V to 3.6V input voltage range @ no load	-	-	1	%
Load regulation	200mA to 600mA load current	-	-	0.05	mV/mA
Efficiency	300mA load current	-	85	-	%
Over-current Shutdown	Threshold	-	960	-	A
Digital LDO					
Input voltage		1.5	1.6	1.8	V
Output voltage		1.08	1.2	1.32	V
Output current		-	-	650	mA
Quiescent current		-	10	-	uA

Note 1: The programmable range of the output voltage of the switching regulator is 0.8V to 2.3V.

Table 12 PMU electrical characteristics

4 Functional specification

4.1 System

4.1.1 Power Management Unit

Power Management Unit (PMU) contains Low Drop-out Regulators (LDOs), highly efficient switching regulator, and the reference band-gap circuit. The circuits are optimized for quiescent current, drop-out voltage, line/load regulation, ripple rejection, and output noise.

Only one power source is required for MT7602E, The 3.3V power source is directly supplied to the switching regulator, digital I/Os, PCIe PHY, and RF related circuit. It's converted to 1.6V by the switching regulator for low voltage circuits. The built-in digital LDOs and RF LDOs converts 1.6V to 1.2V for digital, RF, PCIe PHY, and BBPLL core circuits.




Figure 6 PMU block diagram

The switching regulator integrates the power MOS, and can provide 1A output current driving. It has output current limiting protection to prevent from circuit damage due to abnormal usage. It can reach 80% efficiency when operating at full loading. When the system operates in low power mode, it's turned off by the firmware to reduce the power consumption. It also has low noise spread spectrum operation to reduce the switching noise and the soft-start function.

4.1.2 EFUSE OTP

MT7602E uses embedded Efuse to store device specific configuration information such as MAC addresses, and power control settings.

Below illustrated the major fields defined in the Efuse.

- MAC addresses.
- Wi-Fi country code.
- TSSI parameters, TX power level.
- NIC configuration: RF front-end configuration, LED mode, baseband configuration.

4.1.3 GPIO

MT7602E has GPIO pins with software access. Pins are multiplexed with other functions including the LED control, External RF front-end module control, etc. Each GPIO support internal pull-up/pull-down options as well as driving strength control.

4.2 Host interface architecture

4.2.1 PCI Express

MT7602E supports the high-speed interface which conforms to the PCI Express Base Specification v1.1.

It supports PCIe link power states L0, L0s, L1, and L2. It also supports the new L1 sub-states with CLKREQ ECN as well the capability of Optimized Buffer Flush Fill (OBFF) and Latency Tolerance Reporting (LTR) to provide additional low power modes of operation.

The interface contains all necessary function blocks including transaction layer, data link layer, and physical layer. The standard configuration space and extended configuration space are supported.

4.3 MCU Subsystem

MCU subsystem contains the MCU, internal RAM/ROM and the ROM patch function.

MT7602E uses a 32-bit RISC MCU for low power consumption and efficient use of internal memory.

The MCU controls the host interface, and controls the Wi-Fi hardware.

4.4 Wi-Fi Subsystem

4.4.1 Wi-Fi MAC

MT7602E MAC supports the following features:

- 802.11 to 802.3 header translation offload
- RX TCP/UDP/IP checksum offload
- Support multiple concurrent clients as an access point
- Support multiple concurrent clients as an repeater
- Shared TX and RX FIFO for maximum throughput
- Aggregate MPDU RX (de-aggregation) and TX (aggregation) support
- Aggregate MSDU support
- Beamforming
 - Explicit Beamforming with support of NDP and Stagger sounding
 - Explicit Beamforming with support of immediate feedback or delayed feedback generation using non-compressed and compressed steering matrix
 - Proprietary Implicit Beamforming using on-chip calibration.
- Transmit rate adaptation
- Transmit power control
- RTS with BW signaling
- CTS with BW signaling in response to RTS with BW signaling

- Security
 - 64-bit WEP (WEP-40) and 128-bit WEP (WEP-104) encryption with hardware TKIP and CKIP processing
 - AES-CCMP hardware processing
 - SMS4-WPI (WAPI) hardware processing

4.4.2 WLAN Baseband

MT7602E baseband supports the following features:

- 20 and 40MHz channels
- MCS0-7 (BPSK, $r=1/2$ through 64QAM, $r=5/6$)
- MCS8-9 (256QAM, $r=3/4$ and $r=5/6$)
- Short Guard Interval
- STBC support
- Low Density Parity check (LDPC) coding
- Support digital pre-distortion to enhance PA performance
- Smoothing (channel estimation) extension to MIMO case

4.4.3 WLAN RF

MT7602E RF supports the following features:

- Integrated PA and LNA
- Support external PA and LNA
- Improve the efficiency of RF PA with Digital Pre-Distortion (DPD)
- Improve the power variation with TSSI compensated TX power control



ESD CAUTION

MT7602E is ESD (electrostatic discharge) sensitive device and may be damaged with ESD or spike voltage. Although MT7632U is with built-in ESD protection circuitry, please handle with care to avoid the permanent malfunction or the performance degradation.