

CSC 322: FPGAs and Verilog

Based on slides from John Nestor Lafayette College Easton, Pennsylvania 18042

FPGA Organization - Overview



FPGA Organization (Simplified)



CLB - Configurable Logic Block IOB - Input/Output Block SB - Switch Block

CSC322 Fall 2015

Computer Organization Lab

3

FPGA Tradeoffs

Advantages

- Very low development cost
- ▶ Post-manufacturing changes possible
- Powerful functions in a small package
- Relatively inexpensive

Disadvantages

- Inefficient unused CLBs are still on device
- Much slower than ASICs, Custom ICs
- ▶ Higher power than ASICs, Custom ICs
- ▶ More expensive than ASICs, Custom ICs in volume

Verilog Overview

- Important Points About Verilog
- The module construct
- Combinational Logic
- Parameters
- Module Instantiation
- Sequential Logic
- Finite State Machines

CSC322 Fall 2015

Computer Organization Lab

5


Key Point: Verilog is for Hardware!

- Verilog code is not like software!
 - ▶ Hardware is parallel
 - Software is sequential
- Think hardware and write code that describes hardware
- Follow coding guidelines to avoid pitfalls



Zen Master Lin Chi Yi-Sen (note stick) source: http://thezenfrog.wordpress.com

Verilog Hardware Constructs




CSC322 Fall 2015

Computer Organization Lab

7

Important Points about Verilog (cont'd)

- Verilog is based on event-driven simulation
 - > Signal values change at specific time points
 - **Each model:**
 - Activates in response to input events
 - Creates output events to represent output changes



Important Points about Verilog (cont'd)

- Our focus: the synthesizable subset
 - ▶ Structural Descriptions module instantiations
 - Behavioral Descriptions
 - assign continuous assignments
 - always blocks


CSC322 Fall 2015

Computer Organization Lab


q

Verilog module construct

- Key building block of language
 - ▶ Interface input and output ports
 - ▶ Body specifies contents of "black box"
 - · behavior what it does
 - structure how it's built from module <u>instances</u> (submodules)
 - Mixed behavior and structure (discouraged)



First Example: Full Adder



CSC322 Fall 2015

Computer Organization Lab


11


Comments about First Example

- Module interface: input and output ports
 - Single bit
 - ▶ Multiple bit array syntax
- Module internals:
 - Internal connections (wire) and variables (reg)
 - ▶ Continuous assignment statements assign
 - ▶ Concurrent statements always
 - Submodule instantiation (hierarchy)
- ▶ Digital <u>values</u>: (0, 1, X, Z)

 Only in simulation







```
module seven seg(data, segments);
     input [3:0] data;
                                            Port Declarations
     output [6:0] segments;
                                             Variable (reg) Declaration
     reg [6:0]
                       segments;
     // Output patterns:
                                     abc defg
     parameter BLANK = 7'b111_1111;
parameter ZERO = 7'b000_0001;
     parameter ONE = 7 \cdot b100 - 1111;
     parameter TWO = 7'b0010010;
                                                              Symbolic
     parameter THREE = 7'b000 0110;
     parameter FOUR = 7'b100 1100;
                                                              Constants
     parameter FIVE = 7'b010_0100;
parameter SIX = 7'b010_0000;
parameter SEVEN = 7'b000_1111;
parameter EIGHT = 7'b000_0000;
parameter NINE = 7'b000_0100;
```

CSC322 Fall 2015

Computer Organization Lab

13

Example: 7-Segment Decoder Part 2

```
-always Statement (Parallel)
   always @ (data) *
     case (data)
       4'd0: segments = ZERO;
       4'd1: segments = ONE;
       4'd2: segments = TWO;
       4'd3: segments = THREE;
       4'd4: segments = FOUR;
                                        Case Statement
       4'd5: segments = FIVE;
                                         (Sequential)
       4'd6: segments = SIX;
       4'd7: segments = SEVEN;
       4'd8: segments = EIGHT;
       4'd9: segments = NINE;
       default: segments = BLANK;
     endcase
endmodule
                        Procedural assignment statements
```

Verilog Overview - Language Details

- Syntax See Quick Reference Card
- Major elements of language:
 - ▶ Lexical Elements ("tokens" and "token separators")
 - Numbers
 - Identifiers
 - Operators
 - Data Types and Values
 - Modules

CSC322 Fall 2015

Computer Organization Lab


15

Lexical Elements

- Whitespace ignored except as token separators
- Comments
 - ▶ Single-line comments //
 - ▶ Multi-line comments /* ... */
- Numbers (special syntax to specify bit-width)
- ldentifiers (e.g. module names, port names, etc.)
- Operators- unary, binary, ternary
 - Unary $a = \sim b$;
 - ▶ Binary a = b && c;
 - Ternary a = (b < c) ? b : c;

Numbers

Sized numbers - with specific bitwidth and radix



CSC322 Fall 2015

Computer Organization Lab

17

Numbers (continued)

Unsized numbers (decimal, usually 32 bits)

0

3547

65535

Negative numbers

-3547

-12'h3eb

-16'd1

Strings

- Character sequence in quotes (on single line)
- ▶ Treated as a sequence of 1-byte ASCII values
- ▶ Special characters C-like (e.g., \n)

"This is a string" "a/b" "a\nb"

CSC322 Fall 2015

Computer Organization Lab

19

Identifiers

- Standard C-like identifiers
 - ▶ First character alphabetic or '_'
 - ▶ Following characters: alpha, numeric, or '_'
 - ▶ Identifiers are case sensitive
 - ▶ Identifiers can't be <u>reserved words</u>
- "Escaped" identifiers:
 - start with backslash
 - follow with any non-whitespace ASCII
 - end with whitespace character
- Examples

John paul _Ogeorge **r1ng0

Reserved Words

```
bufif0 bufif1
                        begin
                                 buf
always
        and
                assign
                                                         case
                        deassign default defparam disable edge
casex
        casez
                cmos
                endcase endfunction
                                         endmodule
else
        end
                                 endtable endtask event
endprimitive
                endspecify
                                                         for
force
      forever fork
                        function highz0
                                         highz1
                                                 if
                                                         i fnone
initial inout
                input
                        integer join
                                         large
                                                 macromodule
medium module nand
                        negedge nmos
                                         nor
                                                 not.
notif0 notif
                        output parameter
                or
                                                 pmos
                        pull0
posedge primitive
                                pull1
                                        pulldown pullup
                                                         remos
        realtime reg
                                                         rtran
real
                        release repeat rnmos
                                                 rpmos
rtranif0 rtranif1 scalared small
                                 specify specparam
                                                         strong0
strong1 supply0 supply1 table
                                 task
                                         time
                                                 tran
                                                         tranif0
tranif1 tri
                tri0
                        tri1
                                 triand trior
                                                 trireg vectored
                        weak1
wait
        wand
                weak0
                                 while
                                         wire
                                                wor
                                                         xnor
xor
```

CSC322 Fall 2015

Computer Organization Lab

21

Data Types

- nets describe "wire" connections
 - general purpose: wire
 - special purpose: supply0, supply1,

tri0, tri1, triand, trior,

trireg, wand, wor

- registers variables (assigned values by procedural statement)
 - reg basic binary values
 - integer binary word (≥32 bits machine dependent)
 - real floating point (not supported by synthesis)
 - time simulation time (not supported in synthesis)
 - realtime simulation time (not supported in synthesis)

More about Data Types

Vectors - Multiple-Bit Signals (net or register)

```
wire [31:0] sum;
reg [7:0] avg;
```

Arrays - used for memories

```
reg [7:0] mem [0:255];
word size memory size
```



CSC322 Fall 2015

Computer Organization Lab


23

Logic Values

- Each bit can take on 4 values:
 - ▶ 0 Standard binary "FALSE"
 - ▶ 1 Standard binary "TRUE"
 - x UNKNOWN
 - **z** High Impedance
- During simulation, all values are originally x
- Complication: x & z sometimes used as "wildcards" (e.g. casex, casez)

Recap: Verilog Modules

- module key building block of language
 - ▶ Interface input and output ports
 - Body specifies contents of "black box"
 - · behavior what it does
 - structure how it's built from other "black boxes"



CSC322 Fall 2015

Computer Organization Lab

25

Recap: Module Declaration

```
module modulename ( port1, port2, ... );
   port1 direction declaration;
   port2 direction declaration;
   reg declarations;
   wire declarations;

   module body - "parallel" statements:
        assign, always, initial, etc.
endmodule
```

Recap: Module Example

```
module fulladder(a, b, cin, sum, cout);
input a, b, cin;
output sum, cout;

assign sum = a ^ b ^ cin;
assign cut = a & b | a & cin | b & cin;
endmodule

Port direction:
input
output
inout

CSC322 Fall 2015

Computer Organization Lab

27
```

Recap: Module Example - Verilog 2001

```
complete Port Declarations
module fulladder(input a, input b, input cin,
    output sum, output cout);

assign sum = a ^ b ^ cin;
assign cout = a & b | a & cin | b & cin;
endmodule
```

Module Body - "Parallel" Statements

- Describe parallel behavior unlike C/Java!
- Types of Parallel Statements:
 - assign simple combinational logic with an expression
 - always complex behavior for combinational or registered logic with procedural statements
 - module instantiation used for structure
 - initial used to specify startup behavior (not supported in synthesis - but useful in simulation!)
 - ... and other features useful only in simulation

CSC322 Fall 2015

Computer Organization Lab

29

Combinational Logic

- Describe using Verilog "Parallel Statements"
 - ▶ Simple Expression assign
 - ▶ Procedural Code always

```
wire x, y;
assign x = (a | b) & c;
assign y = (a & b) | c;
```

```
reg x, y;
always @(a or b or c)
  begin
    x = (a | b) & c;
    y = (a & b) | c;
end
```

Continuous Assignment

General Form:

```
assign wire = expression
```

Example:

```
module fulladder(a, b, cin, sum, cout);
  input a, b, cin;
  output sum, cout;

assign sum = a ^ b ^ cin;
  assign cout = a & b | a & cin | b & cin;
endmodule
```

CG 3.3: Use continuous assignment for simple combinational logic.

CSC322 Fall 2015

Computer Organization Lab

31

Operators and Precedence

- Same operators as Java/C/C++ (plus a few extras)
- Override with parentheses () when needed

~	Highest
*, /, %	
+, -	
<<, >>	
<, <=, >, >=	
=, = =, !=	
&, ~&	
^, ~^	
, ~	
?:	Lowest

Bitwise Operators in Expressions

▶ Basic bitwise operators: identical to C/C++/Java

```
module inv(a, y);
input [3:0] a;
output [3:0] y;

assign y = ~a;
endmodule

Unary Operator: NOT
```

CSC322 Fall 2015

Computer Organization Lab

33

Reduction Operators in Expressions

▶ Apply a single logic function to multiple-bit inputs

```
module and8(a, y);
  input [7:0] a;
  output y;

assign y = &a;
endmodule

Reduction Operator: AND & (also supports OR |, EXOR ^)
    equivalent to:
  a[7] & a[6] & a[5] & a[4] & a[3] & a[2] & a[2] & a[2] & a[0]
```

Conditional Operators in Expressions

Like C/C++/Java Conditional Operator

```
module mux2(d0, d1, s, y);
  input [3:0] d0, d1;
  input s;
  output [3:0] y;

assign y = s ? d1 : d0;
  // output d1 when s=1, else d0
endmodule
```

"if" statements not allowed in assign

CSC322 Fall 2015

Computer Organization Lab

35

Concatenation

{ } combines bit vectors

More Operators: Replication

CSC322 Fall 2015

Computer Organization Lab

37

Internal Signals

▶ Declared using the wire keyword

```
module fulladder(a, b, cin, s, cout);
  input          a, b, cin;
  output s, cout;

wire         prop;

assign prop = a ^ b;
  assign s = prop ^ cin;
  assign cout = (a & b) | (cin & (a | b));
  endmodule

Important point: these statements "execute" in parallel
```

Combinational always blocks

- Motivation
 - assign statements are fine for simple functions
 - More complex functions require procedural modeling

```
Basic syntax:

always (sensitivity-list)

statement Sequential statement (=, if/else, etc.)

or

always (sensitivity-list)

begin

statement-sequence
end

CSC322 Fall 2015

Computer Organization Lab

Signal list - change activates block

always (sensitivity-list)

Compound Statement-

sequence of sequential statements

always (sensitivity-list)

Compound Statement-

sequence of sequential statements
```

Combinational Modeling with always

Example: 4-input mux behavioral model

```
module mux4(d0, d1, d2, d3, s, y);
    input
                   d0, d1, d2, d3;
    input [1:0]
    output
                   у;
                   y; // declare y as a variable
    reg
           Sensitivity List (activates on change)
    always @ (d0 or d1 or d2 or d3 or s)
        case (s)
            2'd0 : y = d0;
                                  Blocking assignments
                       y = 1'bx;
                                    (immediate update)
       endcase
endmodule
```

CG 3.3 (a): Assign outputs (in comb. logic) using blocking assignment.

CSC322 Fall 2015

Verilog 2001 Sensitivity Lists

Useful shorthand avoids common simulation errors

```
module mux4(d0, d1, d2, d3, s, y);
    input
                   d0, d1, d2, d3;
    input
            [1:0]
                   s;
    output
                   у;
    req
                   у;
                           Activates on any input change
                          d0, d1, d2, d3
    always @
        case (s)
             2'd0 : y = d0;
             2'd1 : y = d1;
             2'd2 : y = d2;
             2'd3 : y = d3;
             default : y = 1'bx;
       endcase
endmodule
```

CG 3.3 (e): Use the Verilog 2001 construct always @* when supported.

CSC322 Fall 2015

Computer Organization Lab

41

Modeling with Hierarchy

- Create instances of submodules
- ▶ Example: Create a 4-input Mux using mux2 module
- Original mux2 module:

```
module mux2(d0, d1, s, y);
  input
           [3:0] d0, d1;
                                                           Module Instance
                                             Structure
                                                           (submodule)
  input
  output [3:0] y;
                                       b
                                                           Output
                                 Input
  assign y = s ? d1 : d0;
                                                           Ports
 endmodule
                                       С
                                                 Wire
```

Module Instantiation (Positional)

- Create instances of submodules
- ▶ Example: Create a 4-input Mux using mux2 module

CSC322 Fall 2015

Computer Organization Lab

43

Module Instantiation (Explicit)

Preferable for long port lists

```
module mux4(d0, d1, d2, d3, s, y);
  input [3:0] d0, d1, d2, d3;
  input [1:0] s;
  output [3:0] y;

wire [3:0] low, high;

mux2 U_LOW(.d0(d0), .d1(d1), .s(s[0]), .y(low));
  mux2 U_HIGH(.d0(d2), .d1(d3), .s(s[0]), .y(high));
  mux2 U_FINAL(.d0(low), .d1(high), .s(s[1]), .y(y));
endmodule
```

CG 2.4: Use the explicit connection style when instantiating modules with more than 3 ports.

Parameterized Modules

- Parameters define values that can change
 - Declaration:

```
module mod1(in1, in2, out1, out2);

parameter N=default-value; Defines Parameter N
input [N-1:0] in1, in2;
output [N-1:0] out1;

endmodule Uses Parameter N
```

Instantiation:

```
wire [7:0] w, x, y; Sizes must match instantiated value!
mod1 #(8) U_MOD1(w,x,y,z);
Sets Parameter N for instance U_MOD1
```

CSC322 Fall 2015

Computer Organization Lab

45

Parameterized Modules: Example

N-bit 2-1 multiplexer (parameterized bitwidth)

Instantiations

```
mux2 #(16) U_MUX_26(s, a ,b, c); ← 16-bit mux

mux2 #(5) U_MUX_5(s, d, e, f); ← 5-bit mux

mux2 #(32) U_MUX_32(s, g, h, i); ← 32-bit mux

mux2 U_MUX_32D(s, j, k, l); ← 32-bit mux (default)
```

Symbolic Constants with Parameters

Idea: use parameter to name "special constants"

```
parameter RED_ALERT = 2'b11;
parameter YELLOW_ALERT = 2'b01;
parameter GREEN ALERT = 2'b00;
```

- Don't change in module instances
- Do this to make your code more understandable
 - ▶ For others reading your code
 - For yourself reading your code after some time has passed

CG 1.9: Use symbolic constants in your code instead of "magic numbers". Use the parameter construct for local constants.

CSC322 Fall 2015

Computer Organization Lab

47

Symbolic Constants using `define

- Like C/C++, Verilog has a preprocessor
- `define equivalent to #define in C/C++
- Symbolic constant <u>definition</u>:

```
`define ZERO 7'b0000_000
```

Symbolic constant usage: preface with "`"

Other preprocessor directives

segments = `ZERO;

```
`ifdef
  `else
  `endif
Used for conditional compilation
```


CG 1.9 Use the **'define** compiler directive for global constants (parameters are local to a module).

CSC322 Fall 2015

Computer Organization Lab

Sequential Design in Verilog - Basic Constructs

Describe edge-triggered behavior using:



CSC322 Fall 2015

Computer Organization Lab

49

Simple Examples: Flip-Flop, Register

```
module flipflop(d, clk, q);
  input
            d;
  input
            clk;
  output
            q;
            q;
  always @ (posedge clk)
      q \le d;
endmodule
module flop3(clk, d, q);
 input
                    clk;
              [3:0] d;
 input
 output
              [3:0] q;
              [3:0] q;
 always @ (posedge clk)
       q \le d;
endmodule
```

Simple Example: Register with Reset

Synchronous - resets on clock edge if reset=1

```
module flopr(clk, reset, d, q);
input    clk;
input    reset;
input [3:0] d;
output [3:0] q;

reg [3:0] q;

always @ (posedge clk)
    if (reset) q <= 4'b0;
    else q <= d;
endmodule</pre>
```

CSC322 Fall 2015

Computer Organization Lab

51

Simple Example: Register with Reset

Asynchronous - resets immediately if reset=1

```
module flopr(clk, reset, d, q);
input     clk;
input     reset;
input [3:0] d;
output [3:0] q;

reg [3:0] q;

always @(posedge clk or posedge reset)
if (reset) q <= 4'b0;
else q <= d;
endmodule</pre>
```

CG 4.3: Use asynchronous reset only for system reset and initialization.

Another Example: Shift Register

```
module shiftreg(clk, sin, q);
                      clk;
     input
     input
                      sin;
     output [3:0] q;
     reg
                      [3:0] q;
     always @(posedge clk)
      begin
         q[0]
                   sin;
                   q[0]; Non-Blocking Assignments
               <= q[1]; (update values after clock edge!)</pre>
         q[2]
                   q[2];
         q[3]
       end
   endmodule
CG 4.2: Assign (registered) outputs using nonblocking (<=) assignment.
 CSC322 Fall 2015
                        Computer Organization Lab
                                                                53
```

Blocking Assignments with Reg. Outputs

```
module not a shiftreg(clk, sin, q);
  input
                 clk;
  input
                 sin;
  output [3:0] q;
                 [3:0] q;
  reg
  always @(posedge clk)
   begin
             sin;
     q[0]
             q[0]; Blocking Assignments
     q[2]
             q[1];
                     (update values immediately)
     q[3]
             q[2];
   end
endmodule
```

CG 4.2: Assign (registered) outputs using nonblocking (<=) assignment.

CSC322 Fall 2015

Computer Organization Lab

Shift Register Application

CSC322 Fall 2015

Computer Organization Lab

55

Another Example: 4-bit Counter

Basic Circuit:


```
module counter(clk, Q);
  input clk;
  output [3:0] Q;
  reg [3:0] Q; // Q assigned a value in always

always @( posedge clk )
  begin
   Q <= Q + 1;
  end
  carry <= Q == 4'b1111); // WRONG!
endmodule</pre>
```

- Questions: How about carry?
 - Putting carry in this code would "register" carry
 - ▶ Result: carry delayed one clock cycle
 - ▶ Need to mix sequential & combinational logic

General Sequential Circuits

- General circuit both registered and comb. outputs
- Approach: multiple always blocks



CSC322 Fall 2015

Computer Organization Lab

57

Example: Adding carry to 4-bit Counter

Refining the Counter: Synchronous Reset

```
module counter(clk, clr, Q, carry);
  input clk, clr;
  output [3:0] Q;
  output carry;

reg [3:0] Q; // Q assigned a value in always
  assign carry = (Q == 4'b1111);

always @( posedge clk )
  begin
   if (clr) Q <= 4'd0;
   else Q <= Q + 1;
  end
endmodule</pre>

Q changes on clk edge
  (usually preferred)
end
```

CSC322 Fall 2015

Computer Organization Lab

59

Refining the Counter: BCD Counter

```
module bcdcounter(clk, reset, enb, Q, carry);
  input clk, reset, enb;
  output [3:0] Q;
  output carry;
  reg [3:0] Q; // a signal that is assigned a value
  assign carry = (Q == 9) & enb;
  always @( posedge clk )
  begin
    if (reset) Q \le 0;
    else if (enb)
      begin
      if (carry) Q <= 0;
      else Q \le Q + 1;
    end
  end
                 Q: How could we make a parameterized counter?
endmodule
```

State Machine Design

- Traditional Approach:
 - ▶ Create State Diagram
 - Create State Transition Table
 - Assign State Codes
 - Write Excitation Equations & Minimize
- HDL-Based State Machine Design
 - Create State Diagram (optional)
 - Write HDL description of state machine
 - Synthesize


CSC322 Fall 2015


Computer Organization Lab

61

Review - State Transition Diagrams

- ▶ "Bubbles" states
- Arrows transition edges labeled with condition expressions
- Example: Car Alarm





Review - State Transition Table

Transition List - lists edges in STD

PS	Condition	NS	Output
IDLE	ARM' + DOOR'	IDLE	0
IDLE	ARM*DOOR	BEEP	O ARM-DOOR
BEEP	ARM	WAIT	1 BEEP Hook - 1
BEEP	ARM'	IDLE	1 Honk = 1
WAIT	ARM	BEEP	O ARM'
WAIT	ARM'	IDLE	0 ARM' + ARM-DOOR' = ARM + DOOR ARM ARM
			ARM


CSC322 Fall 2015

Computer Organization Lab

63

Coding FSMs in Verilog - Standard Form

- Clocked always block state register
- Combinational always block
 - next state logic
 - output logic



CG 5.1: Use separate always blocks for sequential (state register) and combinational parts of the FSM.

CSC322 Fall 2015

Computer Organization Lab

Coding FSMs in Verilog - Code Skeleton

Part 1 - Declarations

CG 5.3: Define state codes as symbolic constants using parameter.

CSC322 Fall 2015

Computer Organization Lab

65

Coding FSMs in Verilog - Code Skeleton

Part 2 - State Register, Logic Specification

```
always @(posedge clk)
  begin
    if (reset) CURRENT_STATE <= S0;
    else CURRENT_STATE <= NEXT_STATE;
  end

always @(CURRENT_STATE or xin)
  begin
    . . . Assign default output values
  case (CURRENT_STATE)
    S0: . . . determine NEXT_STATE, outputs

    S1: . . . determine NEXT_STATE, outputs
    . . .:
    default: . . . set NEXT_STATE, outputs for error
    end case
  end // always
endmodule</pre>
```

FSM Example - Car Alarm

Part 1 - Declarations, State Register

```
module car_alarm (arm, door, reset, clk, honk);
  input arm, door, reset, clk;
  output honk;
  reg honk;

parameter IDLE=0,BEEP=1,HWAIT=2;
  reg [1:0] current_state, next_state;

always @(posedge clk)
  if (reset) current_state <= IDLE;
  else current_state <= next_state;</pre>
```

CSC322 Fall 2015

Computer Organization Lab

67

FSM Example - Car Alarm

```
ARM•DOOR
Part 2 - Logic Specification
                                                                       BFFP
      always @(current state or arm or door)
        begin
                                                               ARM'
          honk = 0; // default value
                                              ARM' + ARM•DOOR'
= ARM + DOOR
           case (current state)
                                                                     ARM
                                                                          ARM
             IDLE :
               begin
                                                             ARM
                 honk = 0;
                 if (arm && door) next state = BEEP;
                 else next state = IDLE;
                                                                        WAIT
               end
             BEEP:
               begin
                 honk = 1;
                 if (arm) next state = HWAIT;
                 else next state = IDLE;
              end
```

FSM Example - Car Alarm

Part 3 - Logic Specification (cont'd)

```
IDLE
         HWAIT :
                                                                 ARM'
            begin
                                              ARM' + ARM•DOOR'
= ARM + DOOR
              honk = 0;
                                                                        ARM
                                                                             ARM
              if (arm) next_state = BEEP;
                                                               ARM
              else next state = IDLE;
         default :
            begin
              honk = 0;
              next state = IDLE;
       endcase
     end
endmodule
```

CSC322 Fall 2015


Computer Organization Lab

69

ARM•DOOR


Coding FSMs in Verilog - Alternate Form

- Clocked always block state register
- Two separate combinational blocks
 - next state logic (always)
 - output logic (always or assign)



FSM Example - Verilog Handout

Divide-by-Three Counter



CSC322 Fall 2015

Computer Organization Lab

71

Divide by Three Counter - Part 1

```
module divideby3FSM(clk, reset, out);
  input
                              clk;
  input
                              reset;
 output
                              out;
               [1:0] state;
 reg
               [1:0] nextstate;
 reg
                      s0 = 2'b00;
 parameter parameter
                      s1 = 2'b01;
 parameter
                      s2 = 2'b10;
  // State Register
 always @ (posedge clk)
       if (reset) state <= S0;</pre>
                    state <= nextstate;</pre>
```


Divide by Three Counter - Part 2

CSC322 Fall 2015

Computer Organization Lab

73


Larger Example: MIPS Control Unit



CSC322 Fall 2015

Computer Organization Lab

Review: Full Multicycle Implementation



MIPS Control Unit "Skeleton" - Part 1

```
module mips_control( clk, reset, Op, PCWrite, PCWriteCond, IorD, MemRead,
                     MemWrite, MemtoReg, IRWrite, PCSource, ALUOp
                     ALUSrcB, ALUSrcA, RegWrite, RegDst );
input clk;
input reset;
input [5:0] Op;
output PCWrite;
output PCWriteCond;
output IorD;
output MemRead;
output MemWrite;
output MemtoReg;
                             port declarations
output IRWrite;
output [1:0] PCSource;
output [1:0] ALUOp;
output ALUSrcA;
output [1:0] ALUSrcB;
output RegWrite;
output RegDst;
```

MIPS Control Unit "Skeleton" - Part 2

```
reg PCWrite;
reg PCWriteCond;
reg IorD;
reg MemRead;
reg MemWrite;
reg MemtoReg;
                            reg declarations for output ports
reg IRWrite;
reg [1:0] PCSource;
reg [1:0] ALUOp;
reg ALUSrcA;
reg [1:0] ALUSrcB;
reg RegWrite;
reg RegDst;
parameter R FORMAT = 6'd0;
                                    Symbolic Constants -
parameter L\overline{W} = 6'd35;
parameter SW
                    = 6'd43;
                                    opcodes
                    = 6'd4;
parameter BEQ
                    = 6'd2;
parameter J
parameter S0=4'd0, S1=4'd1, S2=4'd2, S3=4'd3, S4=4'd4, S5=4'd5, S6=4'd6, S7=4'D7, S8=4'd8, S9=4'd9;
                                                                 Symbolic Constants -
                                                                 state codes
```

CSC322 Fall 2015

Computer Organization Lab

77

MIPS Control Unit - Part 3


```
More Default
                                              RegWrite = 1'b0;
reg [3:0] current_state, next_state;
                                              RegDst = 1'bx;
                                                                      Values
always @ (negedge clk)
begin
                                              case (current_state)
  if (reset) current state <= S0;
                                                S0: begin
  else current_state <= next_state;</pre>
                                                  MemRead = 1'b1;
                                                  ALUSrcA = 1'b0;
always @(current_state or Op)
                                                   IorD = 1'b0;
                                                  IRWrite = 1'b1;
  // default values
                                                                        State S0
                                                  ALUSrcB = 2'b01;
  PCWrite = 1'b0;
                                                  ALUOp = 2'b00;
  PCWriteCond = 1'b0:
                                                  PCWrite = 1'b1;
  IorD
          = 1'bx:
                                                  PCSource = 2'b00;
  MemRead = 1'b0;
                                                  next_state = S1;
  MemWrite = 1'b0;
                                                end
                             Default
  MemtoReg = 1'bx;
                                                              (More states here)
  IRWrite = 1'b0;
                             Values
                                              endcase
  PCSource = 2'bxx;
                                             end
  ALUOp
         = 2'bxx;
  ALUSrcA = 1'bx;
                                            endmodule
  ALUSrcB = 2'bxx;
```

Full example at http://cadapplets.lafayette.edu/ece313/examples/mips_multi/control_multi.v

FPGA CAD Tool Flow

Synthesis

- ▶ Translates Verilog into logic and registers
- Optimizes logic to reduce cost and maximize speed
- Maps logic into lookup tables (LUTs)
- Placement
 - Assigns LUTs to physical locations
 - Attempts to ensure routability and performance
- Routing
 - Assigns connections to routing resources
 - Fixes configuration of interconnect switches




Configuration File (Bitstream)

CSC322 Fall 2015

Computer Organization Lab

79

Review: Modeling Logic with always



Sequential Statements

- Assignment
 - ▶ Blocking assignment (=) for combinational logic
 - ▶ Non-Blocking assignment (<=) for registered logic
- if/else
- case, casez, and casex
- for
- repeat (expr)

CSC322 Fall 2015

Computer Organization Lab

81

Sequential Statements We Won't Use


- forever
- wait
- fork, join, disable
- assign (inside an always block)
- deassign

```
always @*
begin
  y = 0;
  if (a==b) assign y = v + w;
end
```

Synthesizing if/else

if/else statements create multiplexers

```
always @(c or d or x or y) begin
  if (c == 1'b1) z = x + y;
  else z = x - y;
  if (d == 1'b0) w = z;
  else w = x;
end
```



CSC322 Fall 2015

Computer Organization Lab

83


Synthesizing if/else/if

if/else/if statements create priority encoder

```
module priority (sel, code);
  input [7:0]
               sel;
  output [2:0]
                code;
                code;
  reg
  always @(sel)
                                           Warning: long delays!
 begin
          if (sel[0]) code = "000";
          else if (sel[1]) code = "001";
          else if (sel[2]) code = "010";
          else if (sel[3]) code = "011";
          else if (sel[4]) code = "100";
          else if (sel[5]) code = "101";
          else if (sel[6]) code = "110";
          else if (sel[7]) code = "111";
          else
                            code = 3'bxxx;
  end
endmodule
```

Synthesizing if without else

▶ if without else: output depends on previous value




CSC322 Fall 2015

Computer Organization Lab

85

Latch Inference in if without else

- What if no previous value is specified?
 - Must preserve the semantics of the language: "reg" acts like a variable which must be stored



CG 4.1: Use flip-flops for sequential logic. Never use latches.

CSC322 Fall 2015

Computer Organization Lab

The case statement

- Similar too C/Java switch with break built in
- ▶ Simulator treats case like if / else if / else ...

```
case (e)
2'b00 : w = x + y;
2'b01 : w = x - y;
2'b10 : w = x & y;
default: w = 4'b0000;
endcase

if (e == 2'b00) w = x + y;
else if (e == 2'b01) w = x - y;
else if (e == 2'b10) w = x & y;
else w = 4'b00;
```

CSC322 Fall 2015


Computer Organization Lab


87


Synthesizing case

- Converts case to multiplexer ("parallel" case)
- Specify outputs for all cases ("full case") or latch inferences occur.

```
case (e)
  2'd0 : w = x;
  2'd1 : w = y;
  2'd2 : w = x + y;
  default: w = 4'b0000;
endcase
```







The casez and casex statements

- casez allows '?' or 'z' as "wild card" digits (? preferred)
- Casex allows 'x' as "wild card" digits (discouraged)

```
casez (e)

2'b00 : w = x + y;

2'b01 : w = x - y;

2'b1? : w = x & y;

endcase

casex (e)

2'b00 : w = x + y;

2'b01 : w = x - y;

2'b1x : w = x & y;

endcase
```

CG 3.7: Use casez to specify case values with wild card digits. Express wild card digits using '?' instead of 'z'. Do not use the casex statement.

CSC322 Fall 2015

Computer Organization Lab

89

Synthesizing casez

- Parallel case (select input matches one & only one case) synthesizes to multiplexer
- Non-parallel case synthesizes to priority encoder

```
begin
casez (e)
                                   w = 2' d0;
  2'b00 : w = x;
                                   casez (x)
  2'b01 : w = y;
                                      3'b1?? : w = 2'd3;
  2'b1? : w = x + y;
                                      3'b?1? : w = 2'd2;
endcase
                                      3'b??1 : w = 2'd1;
                                   endcase
                                 end
                           2'd0-
                           2'd1
CSC322 Fall 2015
                      Computer Organization Lab
```

Synthesis Directives for case

- ▶ ISE (and other tools) allow directives in comments
 - parallel case force case to be treated as parallel (even if it isn't)
 - full_case force case to be treated as full (even if it isn't)
- Problems mismatch between HW & simulation (don't use!)

```
case (e) // synthesis full_case
2'b00 : w = x + y;
2'b01 : w = x - y;
// directive "fixes" missing default
endcase
```

CSC322 Fall 2015

Computer Organization Lab

91

Loops: for and repeat

- for(i=0; i<=n; i=i+1) statement</pre>
 - Identical to C/Java
 - Supported in synthesis with constant start/finish (e.g., 0, 9)loop unrolled
 - Supported in simulation for all values
- repeat(n) statement
 - Repeats statement n times
 - Supported in synthesis with constant n loop unrolled
 - Supported in simulation for all values

The Sensitivity List Pitfall

- You must include all inputs in sensitivity list for comb. logic
- ▶ OR... mismatch between synthesis & simulation!
- Quick fix: use @* instead (if supported)

```
Missing: or y
                                             Implies all inputs
always @(e or x) begin
                                    always @* begin
  case (e)
                                      case (e)
    2'b00 : w = x + y;
                                        2'b00 : w = x + y;
    2'b01 : w = x - y;
                                        2'b01 : w = x - y;
    2'b10 : w = x \& y;
                                        2'b10 : w = x \& y;
    default: w = 4'b0000;
                                        default: w = 4'b0000;
  endcase
                                      endcase
end
                                    end
```

CG 3.3 (e): Use the Verilog 2001 construct always @* when supported.

CSC322 Fall 2015


Computer Organization Lab

93

Verilog Primitives


- Built-in modules for basic logic functions
- Instantiated like modules; first port always output
- Convenient to describe "glue logic"

```
module mux2s(d0, d1, s, y);
  wire sbar, y0, y1;
  not INV1(sbar, s);
  and AND1(y0, d0, sbar);
  and AND2(y1, d1, s);
  or OR1(y, y0, y1);
endmodule;
```



Tri-State Outputs

- Used in interfaces
 - ▶ Allows a module to "electrically disconnect" by placing output in a high-impedance "z" state
 - Allows connnected devices to share wires
- Example: Processor/Peripheral Bus Interface
 - Processor Write Processor drives bus, peripheral reads
 - Processor Read Peripheral drives bus, processor reads




CSC322 Fall 2015

Computer Organization Lab


95

Tri-State Outputs in Verilog

Write Your Own




Or Use Primitives:




Complex Logic in Verilog


- Create by combining basic building blocks
- ▶ Pitfall: accidental loops in combinational logic



Review - Flip-Flop Timing


- Propagation Delay t_{cq}
- Setup time t_{setup}
- ▶ Hold time t_h





FPGA Timing Analysis

Timing analyzer considers each register-register path



FPGA Timing Analysis - Constraints

The constraints file specifies timing using the TIMESPEC directive


```
#TIMESPEC <name> = FROM : <source> : TO : <dest> : <time>;
```

In the "s3board.v" file - using predefined groups
Time specifications for 50MHz clock

```
#
TIMESPEC TS01 = FROM : FFS : TO : FFS : 20 ns;
#TIMESPEC TS02 = FROM : RAMS : TO : FFS : 20 ns;
#TIMESPEC TS03 = FROM : FFS : TO : RAMS : 20 ns;
#TIMESPEC TS04 = FROM : RAMS : TO : RAMS : 20 ns;
TIMESPEC TS05 = FROM : FFS : TO : PADS : 20 ns;
TIMESPEC TS06 = FROM : PADS : TO : FFS : 20 ns;
#TIMESPEC TS07 = FROM : PADS : TO : RAMS : 20 ns;
#TIMESPEC TS08 = FROM : RAMS : TO : PADS : 20 ns;
```

Synchronizers

Problem: what happens when FSM input changes at a "bad time"?




CSC322 Fall 2015 Computer Organization Lab


101

Adding Synchronizers

- ▶ Add a D Flip-Flop on each asynchronous input to control when it changes
- Synchronize each input only once



Synchronizing Complete Systems



CG 4.4: Synchronize all asynchronous Inputs

CG 4.7: If possible, use a single clock.


CSC322 Fall 2015

Computer Organization Lab

103

Dealing with Multiple Clocks

Synchronize signals between clock domains



Behavioral Modeling - Motivation

- An important tool for getting designs right!
 - **▶** Before programming FPGA (save time)
 - ▶ Before ASIC fab (save \$\$\$\$)
- In this case, think of behavior rather than hardware


CSC322 Fall 2015

Computer Organization Lab

105


Verilog and Event-Driven Simulation

- Key idea: model circuit operation as sequence of events that take place at specific times
 - Input events when input changes
 - Output events response to input events (only generated when output changes)




Event-Driven Simulation

- Example: Modeling and AND Gate
 - Input events: changes on A, B input net
 - ▶ Output events: changes on C output net <u>after</u> delay



Event-Driven Simulation

- Output events from AND = input events for OR
- ▶ Simulation time "jumps" from event to event



107

Notes about Event-Driven Simulation

- Why use event-driven simulation? Because it's fast
 - Only model when signals change
 - Loss of accuracy: assumes ideal logical behavior
- What are the alternatives?
 - Circuit simulation (e.g. PSpice)
 - Numerical model of continuous behavior
 - More accurate, but slower
 - Cycle-Level Compiled code simulation
 - · Model behavior in each clock cycle
 - Faster, but doesn't model delay

CSC322 Fall 2015

Computer Organization Lab

109

Event-Driven Simulation (cont'd)

- Processing Events Data Structures
 - Event specifies
 - · time event will occur
 - · net where signal will change
 - new value of net
 - ▶ Event Queue data structure that sorts events by time
 - · front of queue earliest event
 - · back of queue latest event

also called a timing wheel

Event-Driven Simulation - Algorithm

Processing Events - Simulation Algorithm

```
initialization: set all nets & regs to 'x'
while (event queue not empty) {
    current_event = "earliest" event in queue;
    current_time = current_event.time;
    current_event.net.value = current_event.value;
    for (each module input connected to net) {
        evaluate (module)
        if output of module changes {
            create new event to represent output change add new event to queue
        }
    }
}
```

CSC322 Fall 2015

Computer Organization Lab

111

Representing Time in Verilog

- Verilog uses "dimensionless" time units
- ▶ Mapping time units to "real" time: `timescale

```
`timescale <time_unit> / <time_precision>

Time Units
    of # Delay Values

Minimum step time
    used by simulator

Examples

`timescale 1ns / 1ps

`timescale 10ns / 100ps

**Timescale 10ns /
```

Each module can have a different timescale (but this is not necessarily a good idea!)

Delays in Event-Driven Simulation

- Two kinds of delays supported:
 - ▶ Inertial delays reflects limited response time in real gates
 - > Transport delays try to model delay through a wire


CSC322 Fall 2015


Computer Organization Lab

113

Inertial Delays


What happens here?






$$\rightarrow \mid t_{d} \mid \leftarrow$$


$$t_2 - t_1 > t_d$$





Inertial Delays in Event-Driven Simulators

- Each signal change is scheduled in event queue
- When scheduling, compare to most recent change to calculate "pulse width"
 - If (pulse_width < prop_delay) deschedule both events</p>




CSC322 Fall 2015

Computer Organization Lab

115

Transport Delays

What happens here?



Modeling Delays in Verilog

- Delays in Structural Verilog
 - ▶ Gate primitives: inertial delays and #5 g1(o1, a, b);
 - Net delays (transport) wire #5 w1;
 - More complex modules: specify
- Delays in Behavioral Verilog
 - assign statements assign #10 a = x & y;
 - always & initial blocks
 - blocking delay #10 a = x + y;
 - interassignment delay a = #10 x + y;

CSC322 Fall 2015

Computer Organization Lab

117

Structural Delay - Gate Primitives

```
and G1 (y1, a, b);
        no delay value (delay = 0)
 and #5 G2 (y2, a, b);
        single delay value
 and \#(7,5) G3 (y3, a, b);
             falling delay
rising delay
 and #(6:7:8,4:5:6) G4 (y4, a, b);
                    falling delay
  rising delay
                  min: typ: max
min: typ: max
 buf_if1 #(6,5,2) B1 (y5, a, enb); // 3-state buf
                      turnoff delay
            falling delay
CSC322 Fall 2015
                      Computer Organization Lab
```

Delay in assign statements

Delay specified as in structural specifications

```
assign #5 y1 = a & b;
assign (#4,#5,$6) y2 = a & b;
```

Specifies inertial delay

CSC322 Fall 2015

Computer Organization Lab

119

Delays in Behavioral Verilog

- "Parallel" statements for procedural modeling

 - initial for one-time activity which starts in simulation initial sequential_statement
- Combine with delay operators to create complex timing behavior

initial statements

- Specify code to be executed on simulation startup initial sequential_statement
- Not supported in synthesis tell synthesis to ignore using synthesis directives ("pragmas")
- Very useful in testbenches!

CSC322 Fall 2015

Computer Organization Lab

121

Delays in Behavioral Verilog - Blocking Delay

Delay control statement -

```
#n sequential statement
```

- Simulation effect: suspends simulation for n time units before simulating following statement
- ► Example: clock generator

```
always
begin

clk = 0;

#50 clk = 1;

#50;

end

null statement

(suspends simulation 50 time units)

CSC322 Fall 2015

Computer Organization Lab
```

122

Delays in Behavioral Verilog - Interassignment Delay

- Key idea: unlike blocking delay, RHS is evaluated before delay
- With blocking assignments:

```
    a = #5 b + c;  b + c evaluated; change in a scheduled
    d = a;  delayed until 5 time units elapse
```

With nonblocking assignments:

```
a \le #5 b + c; \longleftrightarrow b+c evaluated; change in a scheduled d = a; \longleftrightarrow executes immediately; gets OLD value of a!
```

CSC322 Fall 2015

Computer Organization Lab

123

Simulation Time in Verilog: # and `timescale

`timescale controls simulation time

```
`timescale time_unit time_precision
```

`timescale 1ns 100ps

operator specifies delay in terms of time units

What happens when no delays are specified?

- Each output event has a "delta" delay
- Events processed in order of scheduling

CSC322 Fall 2015

Computer Organization Lab

125

Verilog functions

▶ Function Declaration:

```
function [ range_or_type ] fname;
  input_declarations
  statement
endfunction
```

Return value: function body must assign:

```
fname = expression;
```

Function call: fname (expression,...)

Verilog Functions (cont'd)

- Function characteristics:
 - returns a single value (default: 1 bit)
 - can have multiple input arguments (must have at least one)
 - can access signals in enclosing module
 - can call other functions, but not tasks
 - cannot call itself (no recursion)
 - executes in zero simulation time (no timing ops allowed)
- Synthesized as combinational logic (if proper subset is used)

CSC322 Fall 2015

Computer Organization Lab

127

Verilog Functions (cont'd)

Function examples:

```
function calc_parity;
input [31:0] val;
begin
   calc_parity = ^val;
end
endfunction

function [15:0] average;
input [15:0] a, b, c, d;
begin
   average = (a + b + c + d) >> 2;
end
endfunction;
```

Verilog Tasks

- Similar to procedures in VHDL, Pascal
- Multiple input, output, and inout arguments
- No explicit return value (use output arguments instead)
- No recursion allowed
- Can "enable" (call) other tasks and functions
- May contain delay, event, and timing control statements (but not in synthesis)

CSC322 Fall 2015

Computer Organization Lab

129

Verilog Tasks (cont'd)

▶ Task example:

```
task ReverseByte;
  input [7:0] a;
  output [7:0] ra;
  integer j;
  begin
    for (j = 7; j >=0; j=j-1)
       ra[j] = a[7-j];
    end
  end
end
end
endtask

// Adapted from "Verilog HDL Synthesis: A Practical
// Primer", by J. Bhasker
```

System Tasks and Functions

- Tasks and functions defined for simulator control
 - ▶ All named starting with "\$" (e.g., \$monitor)
 - Standard same for every simulator (almost)
- See Verilog Quick Reference Card, Section 8 for full list of system tasks
- Example system task: \$display

CSC322 Fall 2015

Computer Organization Lab

131

Some useful System Tasks

- \$time return current simulation time
- \$monitor print message when values change

```
$monitor("cs=%b, ns=%b", cs, ns)
```

- Simulation control tasks
 - \$stop interrupt simulation
 - Sfinish-terminate simulation
- Extensive file I/O also available

Verification

- Goal of verification:
 - Demonstrate <u>functional correctness</u> of a design
 - Attempt to find design errors
 - Attempt to show that design implements specification
- Importance of Verification
 - Costs of design errors can be high (think "Pentium Floating-Point Error" ~ \$300M!)
 - According to [1], verification consumes about 70% of design effort

[1] J. Bergeron, *Writing Testbenches: Functional Verification of HDL Models* Kluwer Academic Publishers, 2000.

CSC322 Fall 2015

Computer Organization Lab

133


Verification - Reconvergence Model

- Verification checks a "transformation" for correctness
 - ▶ RTL Design and Coding
 - Synthesis
 - Physical Design
- Reconvergence Model:



Verification ≠ Testing

- Verification identifies design errors
 - Does the design correctly implement the specification?
 - Does it perform calculations correctly?
 - **▶** Performed before manufacturing
- Testing identifies manufacturing faults
 - Does each chip function properly?
 - Applied after manufacturing



CSC322 Fall 2015

Computer Organization Lab


135

Verification of RTL Design

► The Idea:




▶ How it Really Works:



Redundancy in Verification

Use separate individuals for design, verification



CSC322 Fall 2015

Computer Organization Lab

137

Verification Tools

- Simulators and Testbenches
- Hardware Prototyping
- Other Tools (we won't use these)
 - Linting Tools
 - Code Coverage Tools
 - Formal Verification Tools
 - Version Control
 - Issue Tracking

Simulators

- Allow testing of system response to stimulus
 - ▶ Event-driven including delay models
 - Cycle-level one evaluation per clock cycle
- Simulation Tools
 - Waveform viewer
 - ▶ Testbenches provide stimulus, check response
 - 3rd party models simulate existing designs
 - · Full models
 - · Bus-functional models
- Limitations of simulation
 - Can't be exhaustive for non-trivial designs
 - Performance bottleneck

CSC322 Fall 2015


Computer Organization Lab

139

Testbenches

- A <u>testbench</u> (test fixture) is HDL code to <u>verify</u> a module
 - Apply input vectors to module inputs
 - Check module outputs
 - Report errors to user
- Why use a testbench instead of Verilogger TDE?
 - Portability testbench will work on any HDL simulator
 - Automatic checking don't have to interpret waveform
 - Expressability can use the full semantics of HDL to:
 - generate input vectors (possibly from input file)
 - check output vectors
 - · control simulation

Coding Testbenches in Verilog HDL




CSC322 Fall 2015


Computer Organization Lab

141

Testbench Approaches - Visual Inspection



Testbench Approaches - Output Comparison




CSC322 Fall 2015

Computer Organization Lab

143

Testbench Approaches - Self-Checking



Comparing Approaches

- Visual inspection
 - Only practical for small designs
 - ▶ Automatic support: Verilogger timing diagram editor
- Output comparison
 - ▶ Effective when a good reference model is available
 - Used by ASIC foundries "Gold" vectors are contractual specification of a "functional" chip
- Self-checking (our focus)
 - Most difficult to code
 - Mandatory for large designs

CSC322 Fall 2015

Computer Organization Lab

145

Coding Testbenches

- Use simulation features of HDL
 - initial blocks
 - Functions & tasks
 - System Tasks

Verilog Testbench Design

- General approach:
 - Use initial block to apply vectors
 - Use # delay operator to sequence input changes in time
 Use @ operator to synchronize with clock
 - Use \$display to show output, print messages
- Common variations
 - Write a task (procedure) to do common checking
 - Use a separate always block to generate the clock

CSC322 Fall 2015

Computer Organization Lab

147

Testbench Example - Comb. Logic

Develop a testbench for a comparator module

```
module compare (a, b, aeqb, agtb, altb);
input [7:0] a, b;
output aeqb, agtb, altb;

assign aeqb = (a == b);

assign agtb = (a > b);

assign altb = (a < b);
endmodule</pre>
```

Do a simple test - no checking (yet)

Testbench for Compare Module

```
module compare bench;
  reg [7:0] a, b;
  wire aeqb, agtb, altb;
  compare DUV(a,b,aeqb,agtb,altb);
  initial begin
    a = 0;
    b = 0;
    #10
    a = 1;
    b = 0;
    #10
    a = 255;
    b = 5;
    #10
    b = 255;
    #10
    a = 127;
    #10
    $stop();
  end // initial
endmodule
  CSC322 Fall 2015
                           Computer Organization Lab
                                                                     149
```

Testbench Example - Sequential Logic

Develop a testbench for this BCD counter:

```
module bcdcounter(clk, reset, enb, Q, carry);
  input clk, reset, enb;
  output [3:0] Q;
  output carry;
  reg [3:0] Q; // a signal that is assigned a value
  assign carry = (Q == 9) & enb;
  always @( posedge clk )
  begin
    if (reset) Q \le 4'd0;
    else if (enb)
     begin
      if (carry) Q <= 0;
      else Q \le Q + 1;
    end
  end
endmodule
```

BCD Counter Testbench - Design Ideas

- Use a separate always statement to drive clock (must set at beginning of initial block)
- Write a task to check values
- Use \$display system task for error messages

CSC322 Fall 2015

Computer Organization Lab

151

Testbench for BCD Counter

Testbench for BCD Counter (cont'd)

```
task check;
  input [3:0] Q, check_Q;
  input carry, check carry;
 begin
    if (Q != check Q)
     $display("Error at time %t: Expected Q=%d, Actual Q=%d",
               $time, check_Q, Q);
    if (carry != check carry)
     $display("Error at time %t: Expected carry=%d, Actual carry=%d",
               $time, check_carry, carry);
  end
endtask
// note clock drives both counter and bench
always
  begin
     clk = 0;
     #5 clk = 1;
      #5 ;
```

CSC322 Fall 2015

Computer Organization Lab

153

Testbench for BCD Counter (cont'd)

```
initial begin
  reset = 0;
  enb = 0;
  @ (posedge clk);
  // do a reset and check that it worked
  reset = 1;
  @ (posedge clk);
  check(Q,0,carry,0);

  // now try counting a few cycles
  #1 reset = 0;
  #1 enb = 1;
  for (i=0; i<9; i=i+1)
    begin
      @ (posedge clk);
      check(Q,i,carry,0); // exhaustively test counter
  end</pre>
```

Testbench for BCD Counter (cont'd)

```
// now check the carry count should be 9!
    @(posedge clk);
    check(Q,9,carry,1);
    // now check the rollover
    @(posedge clk);
    check(Q,0,carry,0);
    // intentional error - count !=2, carry != 1
    @(posedge clk)
    check(Q,2,carry,0);
    check(Q,1,carry,1);
    repeat (7) @ (posedge clk);
    #1 check(Q,9,carry,1);
    #5 enb = 0;
    #2 check(Q,9,carry,0);
    repeat (3) @ (posedge clk);
    $stop(); // all done!
  end // initial
endmodule
```

CSC322 Fall 2015

Computer Organization Lab

155

Testbench Design

- How do we verify designs that are too large for exhaustive simulation?
 - Identify key features
 - · How do we exercise?
 - What is correct response?
 - ▶ Identify "Corner cases"
 - · Initial conditions
 - "Boundaries" between modes of operation
 - ▶ Ensure <u>code coverage</u>
 - Does testbench exercise all of the Verilog code?
 - Commercial coverage tools help this process
 - Use random inputs to test unanticipated cases

Verification of Large Designs

- Create a verification plan which specifies
 - Features necessary for first-time success
 - · Prioritization of features essential vs. optional
 - Which features should be exercised
 - What the response should be
 - Testcases to exercise features
 - Process for reporting and fixing bugs
- Implement testbenches for each testcase
- Report bugs & fix
- Big question: when are you done?

CSC322 Fall 2015

Computer Organization Lab


157

More about Testbenches

- Testbenches are essential in large designs
 - Design team may include hundreds of people, who work on different subsystems
 - Testbenches allow semi-automatic checking when different subsystems are changed (regression)
 - Chip design groups do this with "simulation farms"

Testbenches in Hierarchical Design

- Example Hierarchy
 - ▶ Module M4 Top-level module
 - Modules M1, M2, M3 used as instances in M4
- Create testbenches for all modules M1, M2, M3, M4
- What if we change M2?
 - First run M2 testbench
 - Next, run M4 testbench




CSC322 Fall 2015


Computer Organization Lab


159

Functional Verification Approaches

- Black box
 - Verify using module I/O ports only
 - ▶ No knowledge of implementation
 - No access to internals
- White box
 - Verify using module I/O ports and internals
 - ▶ Full knowledge of implementation
 - ▶ Full access to internals during simulation
- Gray box
 - Verify using module I/O ports only
 - ▶ Full knowledge of implementation
 - No access to internals during simulation







Linting Tools

- ▶ Key idea: check code for potential problems that are legal HDL but not desirable, e.g.:
 - Latch inferences
 - Wire size mismatches
 - Implicit declarations
- Types of Linting Tools
 - Commercial tools
 - Code reviews peer review
- Limitations
 - **▶** Sometimes report non-problems
 - Can't look beyond syntax "spell checker" analogy

CSC322 Fall 2015

Computer Organization Lab

161

Code Coverage Tools

- Key idea: check that all code is simulated
 - Check that all lines of code are exercised in simulation
 - ▶ Check that all paths through conditionals are exercise
- Coverage tool function
 - Insert reporting code into HDL model
 - Summarize coverage & report to user
 - ▶ Key metric % coverage
- Limitations
 - ▶ 100% coverage difficult to accomplish
 - ▶ No guarantee of correctness

Other Verification Tools

- Verification languages (e.g. e, Vera)
 - Used to specify and generate testbenches
 - Abstraction used to increase productivity
 - ▶ Focus on constrained random stimulus
- Revision control used as in software engineering
- Formal Verification
 - ► Equivalence checking prove that input, output are equivalent
 - Model checking Prove assertions concerning design properties, e.g.
 - · Reachability of states
 - · Deadlock avoidance
 - · Completion of transaction in an interface

CSC322 Fall 2015

Computer Organization Lab

163