PipeLine Processor

PROJECT REPORT

Prepared by:


- 1. Ahmed Mahmoud Abdul-Fattah [CSE].
- 2. Mahmoud Muhammad Hashem [CSE].
- 3. Musa Mahmoud Salah [CSE].

Test Code

R	IF	instruction	Expected Value
5	0	set r1, 0x55	R1 = 0x55
6	1	sset r1, 0x12	R1 = 0x5512
7	2	sset r1, 0x10	R1 = 0x551210
8	3	sset r1, 0x20	R1 = 0x55121020
9	4	sset r1, 0x00	R1 = 0x12102000
10	5	set r6, 0x22	R6 = 0x22
11	6	sset r6, 0x06	R6 = 0x2206
12	7	sset r6, 0x02	R6 = 0x220602
13	8	sset r6, 0x11	R6 = 0x22060211
14	9	eqv r3, r6, r1	R3 = 0xCFE9DDEE
15	10	sub r0,r0,r0	R0 = 0x0000000
16	11	lw r1, 0(r0)	R1 = 0x0000001
17	12	lw r2, 1(r0)	R2 = 0x0000001
18	13	lw r3, 2(r0)	R3 = 0x0000000a
19	14	addi r4, r4, 10	R4 = 0x0000000a
20	15	sub r4,r4,r4	R4 = 0x0000000
21	16	add r4,r2,r4/mem	R4 = 0x0000001
22	17	slt r5,r2,r3/ex=0	R5 = 0x0000001
23	18	beq r5,r0,2/DE=true	false
24	19	add r2,r1,r2/Rs=10	R2 = 0x00000002

25	20	beq r0,r0,-5	After 10 iterations going 5 steps back to add
			R2 = 0x0000000a
			R4 = 0x00000037
85	21	sw r4, 0(r0)	MEM[0] = 0x00000037
86	22	jal func	Jump to label func
			R7 = 0x0000002e
96	23	ror r6, r6, 8	R6 = 0x11220602
97	24	lw r4, 1(r0)	R4 = Mem[1] = 0x42081283
98	25	lw r5, 2(r0)	R5 = Mem[2] = 0x738EDFFB
99	26	add r6, r6, r5	R6 = 0x84B0E5FD
100	27	beq r0,r0,-1	Programme is over, keep looping back to here
10087	27	beq r0,r0,-1 func: sub r0,r0,r0	Programme is over, keep looping back to here $R0 = 0x000000000$
87	28	func: sub r0,r0,r0	R0 = 0x0000000
87 88	28	func: sub r0,r0,r0 lw r1, 0(r0)	R0 = 0x00000000 R1 = 0x00000037
87 88 89	28 29 30	func: sub r0,r0,r0 lw r1, 0(r0) lw r2, 0(r1)	R0 = $0x00000000$ R1 = $0x00000037$ R2 = $mem[55] = 0x430a1f9b$
87 88 89 90	28 29 30 31	func: sub r0,r0,r0 lw r1, 0(r0) lw r2, 0(r1) lw r3, 1(r1)	R0 = $0x00000000$ R1 = $0x00000037$ R2 = $mem[55] = 0x430a1f9b$ R3 = $mem[56] = 0x728cd2e3$
87 88 89 90	28 29 30 31 32	func: sub r0,r0,r0 lw r1, 0(r0) lw r2, 0(r1) lw r3, 1(r1) and r4,r2,r3	R0 = 0x00000000 R1 = 0x00000037 R2 = mem[55] = 0x430a1f9b R3 = mem[56] = 0x728cd2e3 R4 = 0x42081283
87 88 89 90 91	28 29 30 31 32 33	func: sub r0,r0,r0 lw r1, 0(r0) lw r2, 0(r1) lw r3, 1(r1) and r4,r2,r3 or r5, r2, r3	R0 = 0x00000000 R1 = 0x00000037 R2 = mem[55] = 0x430a1f9b R3 = mem[56] = 0x728cd2e3 R4 = 0x42081283 R5 = 0x738EDFFB

Register and memory final values





Control unit Truth table

Instru	Ор	ALU-F	ALU	A	e	i	RW	MemTo	Reg	Mem	Mem	RO	S	T	J	JAL	BEQ	В	В
ction	Code		SRC	$egin{bmatrix} L \ U \end{bmatrix}$	$\begin{bmatrix} x \\ t \end{bmatrix}$	m		Reg	Dst	Read	Write		$\begin{vmatrix} S \\ E \end{vmatrix}$	E				$\begin{vmatrix} N \\ E \end{vmatrix}$	
				0	e	e							T						
				P	n d	d													
AND	0	AND	0	1	x	34	1	0	0	0	0	0	0	14	0	0	0	0	0
														x					
OR	0	OR	0	1	x	х	1	0	0	0	0	0	0	x	0	0	0	0	0
XOR	0	XOR	0	1	x	х		0	0	0	0	0	0	x	0	0	0	0	0
EQV	0	EQV	0	1	x	x	1	0	0	0	0	0	0	x	0	0	0	0	0
Add	1	ADD	0	1	x	x	1	0	0	0	0	0	0	x	0	0	0	0	0
Sub	1	Sub	0	1	x	x	1	0	0	0	0	0	0	x	0	0	0	0	0
SLt	1	Slt	0	1	x	х	1	0	0	0	0	0	0	x	0	0	0	0	0
SEQ	1	SEQ	0	1	x	x	1	0	0	0	0	0	0	x	0	0	0	0	0
AndI	4	AND	1	1	1	0	1	0	x	0	0	0	0	x	0	0	0	0	0
ORI	5	OR	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
XORI	6	XOR	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
EQVI	7	EQV	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
AddI	8	ADD	1	1	2	0	1	0	x	0	0	0	0	x	0	0	0	0	0
SLTI	9	Sub	1	1	2	0	1	0	x	0	0	0	0	x	0	0	0	0	0
SEQI	10	Sub	1	1	2	0	1	0	x	0	0	0	0	x	0	0	0	0	0
SLL	11	SLL	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
SRL	12	SRL	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
ROR	13	ROR	1	1	0	0	1	0	x	0	0	0	0	x	0	0	0	0	0
BEQ	14	Sub	0	0	x	0	0	x	1	0	0	0	0	0	0	0	1	0	0
BNE	15	Sub	0	0	x	0	0	x	1	0	0	0	0	0	0	0	0	1	0
LW	16	Add	1	1	2	0	1	1	x	1	0	0	0	x	0	0	0	0	0
SW	17	Add	1	1	2	0	0	X	1	0	1	0	0	x	0	0	0	0	0
BEQZ	20	Sub	0	0	x	1	0	x	1	0	0	1	0	0	0	0	1	0	1
BNEZ	21	Sub	0	0	x	1	0	x	1	0	0	1	0	0	0	0	0	1	1
BLTZ	22	Sub	0	2	x	1	0	x	1	0	0	1	0	0	0	0	0	0	1
BGEZ	23	Sub	0	2	x	1	0	x	1	0	0	1	0	1	0	0	0	0	1

BGTZ	24	Sub	0	3	x	1	0	x	1	0	0	1	0	0	0	0	0	0	1
BLEZ	25	Sub	0	3	x	1	0	x	1	0	0	1	0	1	0	0	0	0	1
JR	26	Add	0	1	x	1	0	x	1	0	0	1	0	0	0	0	0	0	1
JALR	27	Add	0	1	x	1	1	x	1	0	0	1	0	0	0	1	0	0	1
SET	28	Add	1	1	2	1	1	0	x	0	0	1	0	x	0	0	0	0	0
SSET	29	Add	0	1	0	1	1	0	1	0	0	2	1	x	0	0	0	0	0
J	30	x	x	x	x	2	0	x	x	0	0	х	x	x	1	0	0	0	0
JAL	31	x	x	x	x	2	1	x	x	0	0	х	x	x	1	1	0	0	0

ALU Contol Unit Truth Table for R-type

OpCode	2-bit f	index	ALUoperation	Α	В	С	D	E
0	0	0	AND	0	0	0	0	0
0	1	1	OR	0	0	0	0	1
0	2	2	XOR	0	0	0	1	0
0	3	3	EQV	0	0	1	1	1
1	0	4	ADD	0	1	0	0	0
1	1	5	Sub	0	1	0	0	1
1	2	6	Slt	0	1	1	0	1
1	3	7	SEQ	1	0	0	0	1

ALU Contol Unit Truth Table for R-type

<i>OpCode</i>	ALUoperation	А	В	С	D	E
4	AND	0	0	0	0	0
5	OR	0	0	0	0	1
6	XOR	0	0	0	1	0
7	EQV	0	0	0	1	1
8	ADD	0	1	0	0	0
9	Slt	0	1	1	0	1
10	Seq	1	0	0	0	1
11	SLL	0	0	1	0	0
12	SRL	0	0	1	0	1
13	ROR	0	0	1	1	0
14	Sub	0	1	0	0	1
15	Sub	0	1	0	0	1
16	Add	0	1	0	0	0
17	Add	0	1	0	0	0
20	Sub	0	1	0	0	1
21	Sub	0	1	0	0	1

22	Sub	0	1	0	0	1
23	Sub	0	1	0	0	1
24	Sub	0	1	0	0	1
25	Sub	0	1	0	0	1
26	Add	0	1	0	0	0
27	Add	0	1	0	0	0
28	Add	0	1	0	0	0
29	Add	0	1	0	0	0
30	x	х	х	х	х	х
31	x	x	х	х	х	х