# Single-Cycle Processor

**PROJECT REPORT** 

### **Prepared by:**

- 1. Ahmed Mahmoud Abdul-Fattah [CSE].
- 2. Mahmoud Muhammad Hashem [CSE].
- 3. Musa Mahmoud Salah [CSE].

#### **Control unit Truth table**

| Instru | Ор   | ALU-F | ALU | A | e | i RW       | MemTo | Reg | Mem  | Mem   | RO | S | T             | J | JAL | BEQ | В | В |
|--------|------|-------|-----|---|---|------------|-------|-----|------|-------|----|---|---------------|---|-----|-----|---|---|
| ction  | Code |       | SRC | L | x | m          | Reg   | Dst | Read | Write |    | S | $\mid E \mid$ |   |     | ~   | N |   |
|        |      |       |     | U | t | m          |       |     |      |       |    | E |               |   |     |     | E |   |
|        |      |       |     | 0 | e | e          |       |     |      |       |    | T |               |   |     |     |   |   |
|        |      |       |     | / | n | d          |       |     |      |       |    |   |               |   |     |     |   |   |
|        |      |       |     | P | d |            |       |     |      |       |    |   |               |   |     |     |   |   |
| AND    | 0    | AND   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| OR     | 0    | OR    | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| XOR    | 0    | XOR   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| EQV    | 0    | EQV   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| Add    | 1    | ADD   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| Sub    | 1    | Sub   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SLt    | 1    | Slt   | 0   | 1 | x | <i>x</i> 1 | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SEQ    | 1    | SEQ   | 0   | 1 | x | $x \mid 1$ | 0     | 0   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| AndI   | 4    | AND   | 1   | 1 | 1 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| ORI    | 5    | OR    | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| XORI   | 6    | XOR   | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| EQVI   | 7    | EQV   | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| AddI   | 8    | ADD   | 1   | 1 | 2 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SLTI   | 9    | Sub   | 1   | 1 | 2 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SEQI   | 10   | Sub   | 1   | 1 | 2 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SLL    | 11   | SLL   | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SRL    | 12   | SRL   | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| ROR    | 13   | ROR   | 1   | 1 | 0 | 0 1        | 0     | x   | 0    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| BEQ    | 14   | Sub   | 0   | 0 | x | 0 0        | x     | 1   | 0    | 0     | 0  | 0 | 0             | 0 | 0   | 1   | 0 | 0 |
| BNE    | 15   | Sub   | 0   | 0 | x | 0 0        | x     | 1   | 0    | 0     | 0  | 0 | 0             | 0 | 0   | 0   | 1 | 0 |
| LW     | 16   | Add   | 1   | 1 | 2 | 0 1        | 1     | x   | 1    | 0     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SW     | 17   | Add   | 1   | 1 | 2 | 0 0        | X     | 1   | 0    | 1     | 0  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| BEQZ   | 20   | Sub   | 0   | 0 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 0   | 1   | 0 | 1 |
| BNEZ   | 21   | Sub   | 0   | 0 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 0   | 0   | 1 | 1 |
| BLTZ   | 22   | Sub   | 0   | 2 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 0   | 0   | 0 | 1 |
| BGEZ   | 23   | Sub   | 0   | 2 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 1             | 0 | 0   | 0   | 0 | 1 |
| BGTZ   | 24   | Sub   | 0   | 3 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 0   | 0   | 0 | 1 |
| BLEZ   | 25   | Sub   | 0   | 3 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 1             | 0 | 0   | 0   | 0 | 1 |
| JR     | 26   | Add   | 0   | 1 | x | 1 0        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 0   | 0   | 0 | 1 |
| JALR   | 27   | Add   | 0   | 1 | x | 1 1        | x     | 1   | 0    | 0     | 1  | 0 | 0             | 0 | 1   | 0   | 0 | 1 |
| SET    | 28   | Add   | 1   | 1 | 2 | 1 1        | 0     | x   | 0    | 0     | 1  | 0 | x             | 0 | 0   | 0   | 0 | 0 |
| SSET   | 29   | Add   | 0   | 1 | 0 | 1 1        | 0     | 1   | 0    | 0     | 2  | 1 | x             | 0 | 0   | 0   | 0 | 0 |
| J      | 30   | x     | x   | x | x | 2 0        | x     | x   | 0    | 0     | x  | x | x             | 1 | 0   | 0   | 0 | 0 |
| JAL    | 31   | x     | x   | x | x | 2 1        | x     | x   | 0    | 0     | x  | x | x             | 1 | 1   | 0   | 0 | 0 |

### **ALU Contol Unit Truth Table for R-type**

| OpCode | 2-bit f | index | ALUoperation | Α | В | С | D | E |
|--------|---------|-------|--------------|---|---|---|---|---|
| 0      | 0       | 0     | AND          | 0 | 0 | 0 | 0 | 0 |
| 0      | 1       | 1     | OR           | 0 | 0 | 0 | 0 | 1 |
| 0      | 2       | 2     | XOR          | 0 | 0 | 0 | 1 | 0 |
| 0      | 3       | 3     | EQV          | 0 | 0 | 1 | 1 | 1 |
| 1      | 0       | 4     | ADD          | 0 | 1 | 0 | 0 | 0 |
| 1      | 1       | 5     | Sub          | 0 | 1 | 0 | 0 | 1 |
| 1      | 2       | 6     | Slt          | 0 | 1 | 1 | 0 | 1 |
| 1      | 3       | 7     | SEQ          | 1 | 0 | 0 | 0 | 1 |

## **ALU Contol Unit Truth Table for R-type**

| <i>OpCode</i> | ALUoperation | Α | В | С | D | E |
|---------------|--------------|---|---|---|---|---|
| 4             | AND          | 0 | 0 | 0 | 0 | 0 |
| 5             | OR           | 0 | 0 | 0 | 0 | 1 |
| 6             | XOR          | 0 | 0 | 0 | 1 | 0 |
| 7             | EQV          | 0 | 0 | 0 | 1 | 1 |
| 8             | ADD          | 0 | 1 | 0 | 0 | 0 |
| 9             | Slt          | 0 | 1 | 1 | 0 | 1 |
| 10            | Seq          | 1 | 0 | 0 | 0 | 1 |
| 11            | SLL          | 0 | 0 | 1 | 0 | 0 |
| 12            | SRL          | 0 | 0 | 1 | 0 | 1 |
| 13            | ROR          | 0 | 0 | 1 | 1 | 0 |
| 14            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 15            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 16            | Add          | 0 | 1 | 0 | 0 | 0 |
| 17            | Add          | 0 | 1 | 0 | 0 | 0 |
| 20            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 21            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 22            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 23            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 24            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 25            | Sub          | 0 | 1 | 0 | 0 | 1 |
| 26            | Add          | 0 | 1 | 0 | 0 | 0 |
| 27            | Add          | 0 | 1 | 0 | 0 | 0 |
| 28            | Add          | 0 | 1 | 0 | 0 | 0 |
| 29            | Add          | 0 | 1 | 0 | 0 | 0 |
| 30            | x            | х | х | х | х | х |
| 31            | x            | х | х | х | х | х |
| L             | 1            |   |   |   |   |   |

#### **Test Code**

| instruction        | Binary Code          | Hexadecimal Code |
|--------------------|----------------------|------------------|
| set r1, 0x55       | 11100 001 0101 0101  | E155             |
| sset r1, 0x12      | 11101 001 0001 0010  | E912             |
| sset r1, 0x10      | 11101 001 0001 0000  | E910             |
| sset r1, 0x20      | 11101 001 0010 0000  | E920             |
| sset r1, 0x00      | 11101 001 0000 0000  | E900             |
| set r6, 0x22       | 11100 110 0010 0010  | E622             |
| sset r6, 0x06      | 11101 110 0000 0110  | EE06             |
| sset r6, 0x02      | 11101 110 0000 0010  | EE02             |
| sset r6, 0x11      | 11101 110 0001 0001  | EE11             |
| eqv r3, r6, r1     | 00000 011 110 001 11 | 03C7             |
| sub r0,r0,r0       | 00001 000 000 000 01 | 0801             |
| lw r1, 0(r0)       | 10000 001 000 00000  | 8100             |
| lw r2, 1(r0)       | 10000 010 000 00001  | 8201             |
| lw r3, 2(r0)       | 10000 011 000 00010  | 8302             |
| addi r4, r4, 10    | 01000 100 100 01010  | 448A             |
| sub r4,r4,r4       | 00001 100 100 100 01 | 0C91             |
| add r4,r2,r4       | 00001 100 010 100 0  | 0628             |
| slt r5,r2,r3       | 00001 101 010 011 10 | OD4E             |
| beq r5,r0,2        | 01110 101 000 00010  | 7502             |
| add r2,r1,r2       | 00001 010 001 010 00 | 0A28             |
| beq r0,r0,-5       | 01110 000 000 11011  | 701B             |
| sw r4, 0(r0)       | 10001 100 000 00000  | 8C00             |
| jal func           | 11111 000 0000 0110  | F806             |
| ror r6, r6, 8      | 01101 110 110 01000  | 6EC8             |
| lw r4, 1(r0)       | 10000 100 000 00001  | 8401             |
| lw r5, 2(r0)       | 10000 101 000 00010  | 8502             |
| add r6, r6, r5     | 00001 110 110 101 00 | 0ED4             |
| beq r0,r0,-1       | 01110 000 000 11111  | 701F             |
| func: sub r0,r0,r0 | 00001 000 000 000 01 | 0801             |
| lw r1, 0(r0)       | 10000 001 000 00000  | 8100             |
| lw r2, 0(r1)       | 10000 010 001 00000  | 8220             |

| lw r3, 1(r1)  | 10000 011 001 00001  | 8321 |
|---------------|----------------------|------|
| and r4,r2,r3  | 00000 100 010 011 00 | 044C |
| or r5, r2, r3 | 00000 101 010 011 01 | 054D |
| sw r4, 1(r0)  | 10001 100 000 00001  | 8C01 |
| sw r5, 2(r0)  | 10001 101 000 00010  | 8D02 |
| jr r7         | 11010 111 0000 0000  | D700 |

ALUSRC=(ANDI+ORI+NORI+EQNI+AGGI+SLTI+SEQI+SL+SRL+ROR+LW+SW) +set ALU-O-IP-t= (BEQ+BNE+BEQZ+BNEZ+BLTZ+BBEZ) -> Zers bit -shone bit ALU-Out/it=(BLD+B6EZ+B6TZ+BLEZ) extender = (AddI + SLTI+ SEQI + LW + SW) - The one +set extender = ANDI > zero bit immediate=(BEQZ+BNEZ+BLTZ+BGEZ+BGTZ+BLEZ+JR+JALR+SET+SSET) The revo bit immediate= (T + JA4) -> The one bit RW=(BFQ+BNE+SW+BEQZ+BNEZ+BLTZ+BGEZ+BGTZ+BLEZ+JR+J) Reg DST = (BEQ+BNE+SW+BEQZ+BNEZ+BLTZ+B6EZ+B6TZ+BLEZ+JR+JACR+) , Membrite = SW MenRead = LW

 $R_{o} = (BEQZ + BNEZ + BLTZ + BGEZ + BGTZ + BLEZ + JR + JALR + SET) \Rightarrow The R_{o} = SSET \Rightarrow The one bit$   $R_{o} = SSET \Rightarrow The one bit$   $SSET = SSET \Rightarrow TE = (BGEZ + BLEZ) \Rightarrow J = (J+JAL) \Rightarrow JAL = (JALR + JAL)$   $BFQ = (BFQ + BFQZ) \Rightarrow BNE = (BNE + BNEZ) \Rightarrow JF = JR$  B = (BFQZ + BNEZ + BLTZ + BGEZ + BGTZ + BLEZ + JR + JALR)

ALU-A=SEQI ALU-D= (ANDI+ORI+XORI+EQVI+SEQLI+SLL+SRL+ROR) NOT ALU-C= (SLTI+SLL+SRL+ROR), ALU-d=(XORI+EQVI+ROR) R
ALU-E= (ORI+EQVI+SLTI+SEQI+SRL+BEQ+BNE+) TOPE
(BEQZ+BNEZ+BLTZ+BGEZ+BGTZ+BLEZ)

# **Testing Outputs**



















