

NFC Electronics Inc.

Revision 3

Description

The µPD4016 is a 16,384-bit static Random-access Memory device organized as 2,048 words by 8 bits. Using a scaled NMOS technology, its design provides the ease-of-use features associated with nonclocked static memories. The μPD4016 has a three-state output and offers a standby mode with an attendant 75% savings in power consumption. It features equal access and cycle times and provides an output enable function that eliminates the need for external bus buffers. The $\mu PD4016$ is packaged in a 600-mil-wide standard 24-pin dual-in-line package which is plug-compatible with 16K EPROMS.

Features

Scaled NMOS technology
Causalatali, atatia magnani

☐ Completely static memory: no clock, no refresh

☐ Equal access and cycle times

Single +5V power supply

☐ Automatic power-down ☐ All inputs and outputs directly TTL-compatible

□ Common I/O capability

OE eliminates need for external bus buffers

☐ Three-state outputs

☐ Plug-compatible with 16K 5V EPROMS (600 mil)

☐ Low power dissipation in standby mode


Available in a standard 24-pin dual-in-line package

(600-mil width)

☐ 4 performance ranges:

	<u> </u>		R/W	Power Supply			
	Device	Access Time	Cycle Ti <u>me</u>	Active	Standby		
	μPD4016C-1	250ns	250ns	60mA	15mA		
	μPD4016C-2	200ns	200ns	60mA	15mA		
	μPD4016C-3	150ns	150ns	60mA	15mA		
	μ PD4016C-5	120ns	120ns	60mA	15mA		
				.00	•		
				5			
		1	VO.				
		o.					
		000					
	C						
	~?\cdot\						
	, A'O'						
	Yaja						
	9919						
~	19918						
	19918						
	19918						

Pin Configuration



Pin Identification

	Pin	Description
No.	Symbol	Description
1-8, 22, 23	A ₀ -A ₁₀	Address Inputs
9-11, 13-17	I/O ₁ -I/O ₈	Data Input/Output
12	GND	Ground
18	cs	Chip Select
20	ÕE	Output Enable
21	WE	Write Enable
24	V _{cc}	+ 5V Power Supply

Truth Table

CS	ŌĒ	WE	Mode	1/0	Power
Н	Х	X	Not Selected	High-Z	Standby
L	L	н	Read	D _{OUT}	Active
L	Н	L	Write	D _{IN}	Active
L	L	L	Write	D _{IN}	Active


Absolute Maximum Ratings*

-10°C to +85°C
-55°C to +125°C
-1.5V to +7V
20mA
1W

*COMMENT: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Block Diagram





Capacitance ①

 $T_{\Delta} = 25^{\circ}C; f = 1MHz$

			Limits			Test		
Parameter	Symbol	Min	Тур	Max	Unit	Conditions		
Input Capacitance	C _{IN}			5	pF	V _{IN} = 0V		
I/O Capacitance	Cio			7	рF	$V_{iO} = 0V$		

Note: ① This parameter is sampled and not 100% tested.

DC Characteristics

 $T_A = 0$ °C to +70°C; $V_{CC} = 5V \pm 10$ %

			Limits			Test Conditions ①	
Parameter	Symbol	Min	Typ	Max	Unit		
Input Leakage Current	lu			10	μ Α	V _{CC} = Max V _{IN} = GND to V _{CC}	
Output Leakage Current	- I _{LO}			10	μΑ	$V_{CC} = Max; \overline{CS} = V_{II}$ $V_{OUT} = GND to V_{CC}$	
Operating Current	Icc			60	mA	V _{CC} = Max; CS = V _{II} (outputs open)	
Standby Current	I _{SB}			15	mA	$\frac{V_{CC}}{CS} = Min \text{ to Max};$ $\frac{V_{CS}}{CS} = V_{H}$	
Input Low Voltage	VIL	- 1.5		8.0	٧		
Input High Voltage	VIH	2.0		6.0	٧		
Output Low Voltage	VoL			0.4	٧	I _{OL} = 4mA	
Output High Voltage	VoH	2.4			٧	I _{OH} = 1mA	
Output Short-circuit Current	Ios		70		mA	$V_{\rm OUT} = { m GND}$ to $V_{\rm CC}$	
Note: ① Input pulse le Input rise and		10	8V to 2.2	V			
	eference level g reference lev		5V 5V				

Figure 1. Loading Conditions Test Circuit





Figure 2. Input Pulse Test Circuit



AC Characteristics

T_A = 0°C to +70°C; V_{CC} = 5V ± 10% **Read Cycle**

		Limits ①									
		4016-5		4016-3		4016-2		4016-1		•	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	1 _{RC}	120		150		200		250		ns	2
Address Access Time	1 _{AA}		120		150		200		250	ns	
Chip Select Access Time	tacs		120		150		200		250	ns	3
Output Hold from Address Change	t _{OH}	10		10		10		10		ns	
Chip Selection to Output in Low-Z	t _{LZ}	10		10		10		10		ns	4 9
Chip Deselection to Output in High-Z	t _{HZ}		45		50		60		80	ns	4 3
Output Enable to Output Valid	t _{OE}		50		70		90		110	ns	
Output Enable to Output in Low-Z	t _{OLZ}	10		10		10		10		ns	4 (5)
Output Disable to Output in High-Z	t _{OHZ}		45		50		60		80	ns	4 3
Chip Selection to Power-up Time	t _{PU}	0		0		0		0		ns	(5)
Chip Deselection to Pawer-down Time	t _{PD}		60		70		90		110	ns	(5)

Write Cycle

		Limits ①									
		401	16-5	40	16-3	401	6-2	4016-1			
Parameter	Symbol	Min	Мах	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	twc	120		150		200		250		ns	
Chip Selection to End of Write	t _{cw}	90		120		160		200		ns	
Address Valid to End of Write	t _{AW}	80		90		120		150		ns	
Address Set-up Time	tas	0		0		0		0		ns	
Write Pulse Width	t _{WP}	70		80		100		130		ns	6
Write Recovery Time	t _{WR}	10		10		10		10		ns	
Data Valid to End of Write	t _{DW}	45		50		60		80		ns	
Data Hold Time	t _{DH}	0		0		0		0		ns	
Write Enabled to Output in High-Z	t _{wz}		45		50		60		80	ns	⑤ ⑦
Output Active from End of Write	tow	10		10		10		10		ns	5 T

- Notes: ① See Part No. Package Width table below.
 ② All read cycle timings are referenced from the last valid address to the first transition address.

 - ton address.

 3. Address valid prior to or coincident with \overline{OS} transition low.

 1. Transition is measured 200mV from steady-state voltage with specified load of Figure 1.

 2. This parameter is sampled and not 100% tested.

 3. It is parameter both low before write enabled, $I_{WP} = I_{WZ} \cdot I_{DW}$ 3. Transition is measured 200mV from steady-state voltage with specified load of Figure 2.



Timing Waveforms

