Computer Organziation and Architecture Lab



Department of Computer Engineering

Khwaja Fareed University of Engineering and Information Technology Rahim Yar Khan, Pakistan

Contents

| 1 | Lab | 1 | | | | | | | | | | | |
|---|-------|--|--|--|--|--|--|--|--|--|--|--|--|
| | 1.1 | Objective | | | | | | | | | | | |
| | 1.2 | Introduction | | | | | | | | | | | |
| | 1.3 | Architecture | | | | | | | | | | | |
| | 1.4 | Program Counter | | | | | | | | | | | |
| | 1.5 | Input and MAR | | | | | | | | | | | |
| | 1.6 | RAM 3 | | | | | | | | | | | |
| | 1.7 | Instruction Register | | | | | | | | | | | |
| 2 | Lab | 2 | | | | | | | | | | | |
| | 2.1 | Objective | | | | | | | | | | | |
| | 2.2 | Introduction | | | | | | | | | | | |
| | 2.3 | Controller-Sequencer | | | | | | | | | | | |
| | 2.4 | Accumulator | | | | | | | | | | | |
| | 2.5 | The Adder-Subtractor | | | | | | | | | | | |
| | 2.6 | B Register | | | | | | | | | | | |
| | 2.7 | Output Register | | | | | | | | | | | |
| | 2.8 | Binary Display | | | | | | | | | | | |
| | 2.9 | Instruction Set | | | | | | | | | | | |
| 3 | Lab 3 | | | | | | | | | | | | |
| | 3.1 | Objective | | | | | | | | | | | |
| | 3.2 | Components Required | | | | | | | | | | | |
| | 3.3 | Description | | | | | | | | | | | |
| | 3.4 | Procedure | | | | | | | | | | | |
| | 3.5 | How to check the output | | | | | | | | | | | |
| 4 | Lab | 4 | | | | | | | | | | | |
| | 4.1 | Objective | | | | | | | | | | | |
| | 4.2 | Components Required | | | | | | | | | | | |
| | 4.3 | What is Program Counter | | | | | | | | | | | |
| | 4.4 | MAR (Memory Address Register) | | | | | | | | | | | |
| | 4.5 | 2-to-1 Nibble Multiplexer (Input unit) | | | | | | | | | | | |
| | 4.6 | 2-to-1 Nibble Multiplexer (Input unit) | | | | | | | | | | | |
| | 4.7 | Procedure | | | | | | | | | | | |
| | 4.8 | How to check the output | | | | | | | | | | | |
| 5 | Lab | 5 12 | | | | | | | | | | | |
| | 5.1 | Objective | | | | | | | | | | | |
| | 5.2 | Components Required | | | | | | | | | | | |
| | 5.3 | 16x8 RAM | | | | | | | | | | | |
| | 5.4 | Instruction Register | | | | | | | | | | | |

Contents iii

| | 5.5 | Procedure | | | | | | | | 12 |
|---|-----|--|--|-------|-------|-------|-------|-------|------|-------------|
| | 5.6 | How to check the output | | • | | | | | | 13 |
| 6 | Lab | 6 | | | | | | | | 14 |
| O | 6.1 | Objective | | | | | | | | 14 |
| | 6.2 | Components Required | | | | | | | | 14 |
| | 6.3 | SAP-1 Instruction Set | | | | | | | | 14 |
| | 0.3 | 6.3.1 Mnemonics | | | | | | | | |
| | | | | | | | | | | 14 |
| | | 6.3.2 Memory-Reference Instructions | | | | | | | | 15 |
| | | 6.3.3 LDA | | | | | | | | 15 |
| | | 6.3.4 ADD | | | | | | | | 15 |
| | | 6.3.5 SUB | | | | | | | | 15 |
| | | 6.3.6 OUT | | | | | | | | 15 |
| | | 6.3.7 HLT | | | | | | | | 15 |
| | | 6.3.8 Programming SAP-1 | | | | | | | | 15 |
| | | 6.3.9 Instruction Decoder | | | | | | | | 16 |
| | | 6.3.10 R | | | | | | | | 16 |
| | | 6.3.11 Address State | | | | | | | | 16 |
| | | 6.3.12 Increment State | | | | | | | | 1ϵ |
| | | 6.3.13 Fetch cycle | | | | | | | | 17 |
| | | 6.3.14 Execution cycle | | | | | | | | 17 |
| | 6.4 | Procedure | | | | | | | | 17 |
| | | | | | | | | | | |
| 7 | Lab | | | | | | | | | 19 |
| | 7.1 | Objective | | | | | | | | 19 |
| | 7.2 | Components Required | | | | | | | | 19 |
| | 7.3 | Accumulator | | | | | | | | 19 |
| | 7.4 | Adder/Subtractor | | | | | | | | 19 |
| | 7.5 | Procedure | | | | | | | | 20 |
| | 7.6 | What shall be the Lab's Outcome? | | • | | | | | | 20 |
| 0 | т 1 | 0 | | | | | | | | 0.1 |
| 8 | Lab | | | | | | | | | 21 |
| | 8.1 | Objective | | | | | | | | 21 |
| | 8.2 | Components Required | | | | | | | | 21 |
| | 8.3 | B Register | | | | | | | | 21 |
| | 8.4 | Output Register | | | | | | | | 21 |
| | 8.5 | Binary Display | | | | | | | | 21 |
| | 8.6 | Procedure | | | | | | | | 21 |
| | 8.7 | What shall be the lab's outcome? | | • | • | • | • | • | | 22 |
| 9 | Lab | 0 | | | | | | | | 23 |
| 9 | | | | | | | | | | |
| | 9.1 | Objective | | | | | | | | 23 |
| | 9.2 | Description | | | | | | | | 23 |
| | 9.3 | Step1: Create a Directory for your Project. | | | | | | | | 23 |
| | 9.4 | Step2: Start ModelSim and Create a Project | | | | | | | | 24 |
| | 9.5 | Step3 : Add Your Verilog to the Project | | | | | | | | 24 |
| | 9.6 | Step4 . Compile your Verilog files | | | | | | | | 24 |
| | 9.7 | Step5. Start the simulation | | | | | | | | 25 |
| | 9.8 | Step6: Add Signals to the Wave Window . | | | | | | | | 25 |

iv Contents

| 10 | Lab 10 |
|----|--|
| U | 10.1 Objective |
| | |
| | 10.2 D flip-flop |
| | 10.2.1 Verilog Code for D flip flop |
| | 10.2.2 Verilog Testbench code to simulate and verify D Flip-Flop |
| | 10.3 Multiplexer |
| | 10.3.1 Verilog code for Multiplexer |
| | 10.3.2 Verilog Testbench code to simulate Multiplexer |
| 1 | Lab 11 |
| | 11.1 Objective |
| | 11.2 Description |
| | 11.2.1 Verilog code for Multiplexer |
| | 11.2.2 Verilog code for Adder |
| | 11.2.3 Verilog code for Instruction Memory |
| | 11.3 Tasks for Students |
| 2 | Lab 11 |
| _ | 12.1 Objective |
| | 12.2 Description |
| | 12.2.1 Verilog Code for Data Memory |
| | 12.2.2 Verilog code for Left Shifter |
| | 12.2.3 Verilog code for Sign Extention |
| | 12.3 Tasks for Students |
| | 12.0 Roko for ottaterito |
| 3 | Lab 13 |
| | 13.1 Objective |
| | 13.2 Description |
| | 13.2.1 Verilog Code for Register File |
| | 13.2.2 Verilog code for ALU |
| | 13.3 Tasks for Students |
| 4 | Lab 13 |
| | 14.1 Objective |
| | 14.2 Description |
| | 14.2.1 Verilog Code for Complete Processor |
| | 14.3 Tasks for Students |

1.1 Objective

Introduction of Simple As Possible computer.

1.2 Introduction

The SAP (Simple-As-Possible) is a computer designed for beginners. The main purpose of SAP is to introduce all the crucial concepts behind computer operation. SAP- 1 is the first stage in the evolution toward modern computers. Although primitive, SAP is considered a big step for a beginner.

1.3 Architecture

Figure 1-1 shows the architecture of SAP-1, a bus-organized computer. All register outputs to the 8 bit W-bus are three states; this allows orderly transfer of data. All other register outputs are two state; these outputs continuously drive the boxes they are connected to. The layout of Fig. 1-1 emphasizes the registers used in SAP- 1. For this reason, no attempt has been made to keep all control circuits in one block called the control unit, all input-output circuits in another block called the I/O unit, etc.

1.4 Program Counter

- 1. The program is stored at the beginning of the memory with the first instruction at binary address 0000, the second instruction at address 0001, the third at address 0010, and so on.
- 2. The program counter, which is part of the control unit, counts from 0000 to 1111.
- 3. Its job is to send to the memory the address of the next instruction to be fetched and executed. It does this as follows.
 - (a) The program counter is reset to 0000 before each computer run.
 - (b) When the computer run begins, the program counter sends address 0000 to the memory.
 - (c) The program counter is then incremented to get 0001.




Figure 1.1: Architecture for SAP-1

- (d) After the first instruction is fetched and executed, the program counter sends address 0001 to the memory.
- (e) Again the program counter is incremented.
- (f) After the second instruction is fetched and executed, the program counter sends address 0010 to the memory.
- 4. In this way, the program counter is keeping track of the next instruction to be fetched and executed.
- 5. The program counter is like someone pointing a finger at a list of instructions, saying do this first, do this second do this third, etc.
- 6. This is why the program counter is sometimes called a pointer; it points to an address in memory where something important is being stored

1.5 Input and MAR

- 1. Below the program counter is the input and MAR block.
- 2. It includes the address and data switch registers.
- 3. These switch registers, which are part of the input unit, allow you to send 4 address bits and 8 data bits to the RAM.
- 4. As you recall, instruction and data words are written into the RAM before a computer
- 5. The memory address register (MAR) is part of the SAP-1 memory.
- 6. During a computer run, the address in the program counter is latched into the MAR.
- 7. A bit later, the MAR applies this 4-bit address to the RAM, where a read operation is performed.

§1.6 RAM 3

1.6 RAM

- 1. The RAM is 16x8 static TTL RAM.
- 2. It can be programmed by means of address and data switch registers.
- 3. During a computer operation, the RAM receives a 4-bit address from MAR and a read operation is performed.
- 4. In this way, an instruction or data word stored in RAM is placed on the W bus for use in some other part of the computer.

1.7 Instruction Register

- 1. The instruction register is part of the control unit.
- 2. To fetch an instruction from the memory the computer does a memory read operation.
- 3. This places the contents of the addressed memory location on the W bus.
- 4. At the same time, the instruction register is set up for loading on the next positive clock edge.
- 5. The contents of the instruction register are split into two nibbles.
- 6. The upper nibble is a two-state output that goes directly to the block labeled "Controller-sequencer".

2.1 Objective

Introduction to Simple As Possible Computer

2.2 Introduction

The SAP (Simple-As-Possible) is a computer designed for beginners. The main purpose of SAP is to introduce all the crucial concepts behind computer operation. SAP- 1 is the first stage in the evolution toward modern computers. Although primitive, SAP is considered a big step for a beginner.




Figure 2.1: Architecture for SAP-1

2.3 Controller-Sequencer

1. The lower left block contains the controller-sequencer.

- 2. Before each computer run, CLR a signal is sent, to the program counter and a CLR signal to the instruction register.
- 3. This resets the program counter to 0000 and wipes out the last instruction in instruction register.
- 4. A clock signal CLK is sent to all buffer registers; this synchronizes the operation of the computer, ensuring that things happen when they are supposed to happen. In other words, all register transfers occur on the positive edge of a common CLK signal.
- 5. Notice that a CLK signal also goes to the program counter.
- 6. The 12 bits that come out of the controller-sequencer form a word controlling the rest of the computer (like a supervisor telling others what to do.) The 12 wires carrying the control word are called the control bus.
- 7. LM mean that the contents of the program counter are latched into the MAR on the next positive clock edge.
- 8. As another example, a low CE and a low LA mean that the addressed RAM word will be transferred to the accumulator on the next positive clock edge.

2.4 Accumulator

- 1. The accumulator (A) is a buffer register that stores intermediate answers during a computer run. In Fig. 2-1 the accumulator has two outputs.
- 2. The two-state output goes directly to the adder-Subtractor.
- 3. The three-state output goes to the W bus.
- 4. Therefore, the 8-bit accumulator word, continuously drives the adder-Subtractor the same word appears on the W bus when EA is high.

2.5 The Adder-Subtractor

- 1. SAP-1 uses a 2's-complement adder-Subtractor.
- 2. The adder-Subtractor is asynchronous (un-clocked); this means that its contents can change as soon as the input words change.
- 3. When is high, these contents appear on the W bus.

2.6 B Register

- 1. The B register is another buffer register.
- 2. It is used in arithmetic operations. A low LBâĂŹ and positive clock edge load the word on the W bus into the B register.
- 3. The two-state output of the B register drives the adder-Subtractor, supplying the number to be added or subtracted from the contents of the accumulator.

2.7 Output Register

- 1. At the end of a computer run, the accumulator contains the answer to the problem being solved.
- 2. At this point, we need to transfer the answer to the outside world.
- 3. This is where the output register is used. When EA is high and $L0 ilde{a} ilde{A} ilde{z}$ is low, the next positive clock edge loads the accumulator word into the output register.
- 4. The output register is often called an output port because processed data can leave the computer through this register.
- 5. In microcomputers the output ports are connected to interface circuits that drive peripheral devices like printers, cathode-ray tubes, teletypewriters, and so forth. (An interface circuit prepares the data to drive each device.)

2.8 Binary Display

- 1. The binary display is a row of eight light-emitting diodes (LEDs).
- 2. Because each LED connects to one flip-flop of the output port, the binary display shows us the contents of the output port.
- 3. Therefore, after we've transferred an answer from the accumulator to the output port, we can see the answer in binary form

2.9 Instruction Set

- 1. A computer is a useless pile of hardware until someone programs it.
- 2. This means loading step-by-step instructions into the memory before the start of a computer run.
- 3. The SAP-I instruction set consist on five instructions as given below:
 - (a) LDA
 - (b) ADD
 - (c) SUB
 - (d) OUT
 - (e) HLT

3.1 Objective

To build up a circuit that generates Clear and the Clock signal, that is part of the Control Unit of SAP-1 computer.

3.2 Components Required

- Quad two input NAND gate IC, 74LS 00
- Quad three input NAND gate IC, 74LS1 0
- Hex Inverter IC, 74LS04
- 555 Timer IC
- Dual J-K Flip Flop
- Two Push button switches Connecting wires

3.3 Description

The clock circuit as is shown in the figure 2.1 consists of mainly a 555 Timer and a J-K flip flop. 555 Timer produces a 2-kHz clock signal with a 75% duty cycle at its output, and a J-K flip flop, that divides the signal down to 1-kHz and also produces a 50% duty cycle.

Clock Buffers, which are two inverters, are used to produce the final clock signal, one CLK and other inverted CLKsignal. These are used here so that the clock signal being generated is able to drive low-power Schottky TTL loads.

Clear- Start Debouncer produces two outputs, CLR for the Instruction Register and the inverted CLR' for the Program Counter and Ring Counter. S5 is a push button switch. When depressed, it goes to the clear position generating a high CLR and a low CLR'. When S5 is released, it returns to the START position, producing a low CLR and a high CLR'.

SAP-1 runs in either of the two modes, manual or automatic. In manual you press and release S6 to generate one clock pulse. When S6 is depressed, CLK is high; when released CLK is low. In other words, the single-step debouncer generates T states one at a time as you press and release the button. This allows you to step through the different T states while troubleshooting or debugging.

Switch S7 is a single pole double throw SPDT switch that can remain in either the MAN-UAL or the AUTO position. When in Manual the single-step button is active. When in AUTO




Figure 3.1: Clock Circuit for SAP-1

mode, the computer runs automatically. Two of the NAND gates are used to debounce the MANUAL-AUTO switch.

3.4 Procedure

- Connect the circuit as shown in the circuit diagram.
- Check the signals with the oscilloscope and get your work verified by your Lab instructor.
- You will be graded for this Lab on the output and functionality of your circuit.
- For connections refer to the Pin configurations of the ICs.

3.5 How to check the output

- Check output with the help of oscilloscopeat CLK port.
- Measure Clock Period.
- Measure frequencyand duty cycle.

4.1 Objective

To make the circuit of program counter for sap-1 that generates a 4-bit address code of memory, Input MAR and 2 to 1 Multiplexer

4.2 Components Required

- Dual JK Flip Flop IC, 74LS107
- Quad three state switch IC, 74LS126
- 4 bit D-type Register, 74LS173
- Quad 2-to-1 Data Selector/ Multiplexer IC, 74LS157
- connecting wires

4.3 What is Program Counter

The program counter, which is a part of control unit, counts according to the available RAM-memory. Its job is to send memory the address of the next instruction to be fetched and executed. Program counter is also called pointer sometimes, as it works like pointing at a list of instructions stored at different addresses in the memory, saying do this first, do this second etc.

4.4 MAR (Memory Address Register)

Chip C4, is a 74LS173, 4 bit buffer register. It serves as the MAR. Notice that pins 1 and 2 are grounded; this converts the three-state output to a two-state output. In other words, the output of the MAR is not connected to the W bus, and so there's no need to use the three-state output.

4.5 2-to-1 Nibble Multiplexer (Input unit)

Chip C5 is a 74LS157 2-to-1 nibble multiplexer. The left nibble (pins 14, 11, 5 & 2) come from the address switch register S1 (these are just 4 DIP switches of your trainer and will be used

to manually program your RAM). The right nibble (pins 13, 10, 6, 3) comes from the MAR. The RUN-PROG switch S2 selects the nibble to reach to the output of C5. When S2 is in the PROG position (i.e. when it is low), the nibble out of the address switch register is selected. On the other hand, when S2 is in the RUN position (i.e. when it is high), the output of the MAR is selected.

4.6 2-to-1 Nibble Multiplexer (Input unit)

Chip C5 is a 74LS157 2-to-1 nibble multiplexer. The left nibble (pins 14, 11, 5 & 2) come from the address switch register S1 (these are just 4 DIP switches of your trainer and will be used to manually program your RAM). The right nibble (pins 13, 10, 6, 3) comes from the MAR. The RUN-PROG switch S2 selects the nibble to reach to the output of C5. When S2 is in the PROG position (i.e. when it is low), the nibble out of the address switch register is selected. On the other hand, when S2 is in the RUN position (i.e. when it is high), the output of the MAR is selected.

4.7 Procedure

Connect the circuit as shown in the diagram.




Figure 4.1: Program Counter and MAR

| Strobe G' | Select A'/B | A | В | Output Y |
|-----------|-------------|---|---|----------|
| 1 | X | X | Χ | 0 |
| 0 | 0 | 0 | X | 0 |
| 0 | 0 | 1 | X | 1 |
| 0 | 1 | X | 0 | 0 |
| 0 | 1 | X | 1 | 1 |

4.8 How to check the output

- Connect CP, EP, CLR' to logic level 1 and LM' to logic level 0.
- Connect CLK' and CLK to the output of push button of trainer board (A AND A' OR B AND B').
- Now the output of the 74LS157 will be A0,A1,A2 and A3.
- Run/prog switch is connected to logic 0, and the output of 74LS157 will be a 4 bit counter that will count from 0 to 15 on each clock pulse when Run/prog switch is connected to logic level 1.

5.1 Objective

To make the circuit of 16x8 RAM & Instruction-Register.

5.2 Components Required

- 16x4,74189
- 4 bit D-type Register IC, 74LS173
- Connecting Wiress

5.3 16x8 RAM

The chips used here are 74189s. Each chip is a 16 X 4 static RAM . Together, they give us a 16 X 8 read-write memory. S3 is a data switch register (8-bit), and S4 is a read-write switch (a push button switch). To program the memory, S2 is put in the PROG position, this take the CE input low (pin 2). The address and data switches are than set to the correct address and data words. A momentary push of the read -write switch takes WEâĂŹ low (pin3) and loads the memory. After the program and data are in memory, the RUN-PROG switch (S2) is put in the run position in preparation for the computer run.

5.4 Instruction Register

The chips used are 74LS173s. Each chip is a 4-bit three-state buffer register. The two chips are the instruction-register. Grounding pins 1 and 2 of C8 convert the three state output to a two-state output, I7, I6, I5 and I4 this nibble goes to the instruction decoder in the controller sequencer. Signal E1 controls the output of C9, the lower nibble in the instruction register. When E1 is low, this nibble is placed on word bus.

5.5 Procedure

Connect the circuit as shown in the diagram.




Figure 5.1: 16x8 RAM




Figure 5.2: Instruction Register

5.6 How to check the output

As this lab is a continuation of previous one so by keeping the switch of Multiplexer on PROG mode address the RAM location through switches A0 to A3, and then write some inverted instruction by keeping the switches of RAM on Write & PROG mode.

Afterwards try to read the instruction by keeping the switch of Multiplexer on RUN mode and using the higher nibble for addressing the specific location, and keeping the switches of RAM on READ & RUN mode.

Instruction register should be able to read instruction from RAM, when LI' is active and by making the LE' pin active the upper nibble (op code) should be ready for control matrix circuit and lower nibble (memory address) should be ready to be fed to the MAR.

6.1 Objective

To build up the circuit of the Control Unit of SAP-1 computer including the instruction Decoder, the Ring Counter and the Control Matrix this generates the Control Word for SAP-1

6.2 Components Required

- Quad two input Nand gate IC, 74LS00
- Tri three input Nand gate IC, 74LS10
- Dual four input Nand gate IC, 74LS20
- Hex Inverter IC, 74LS04
- Dual J-K Flip Flop IC, 74LS107
- Connecting wires

6.3 SAP-1 Instruction Set

Sap-1 computer has five instructions set. This instruction set is a list of basic operations the computer can perform. The instructions are:

- 1. LDA
- 2. ADD
- 3. SUB
- 4. OUT
- 5. HLT

6.3.1 Mnemonics

LDA, ADD, SUB, OUT, HIT represent the abbreviated form of the Instruction set, called Mnemonics.

6.3.2 Memory-Reference Instructions

LDA, ADD and SUB are memory referenced instructions because they use the data stored in memory. OUT and HLT are not memory referenced instructions since they do not use data stored in memory.

6.3.3 LDA

LDA stands for "Load the Accumulator" instruction. A complete LDA instruction includes the hexadecimal address of the data to be loaded.LDA 8H for instance means load the Accumulator with the data 8H.

6.3.4 ADD

ADD is another SAP-1 instruction. A complete ADD instruction includes the address of the word to be added. For instance Add 9H means add the contents of memory location 9H to the contents of the accumulator; the sum replaces the original contents of accumulator. First the contents of 9H are loaded into B register, and instantly the adder-subtractor forms the sum of A and B.

6.3.5 SUB

A complete SUB instruction includes the address of the word to be subtracted. For example SUB CH means subtract the contents of memory location CH from the contents of the accumulator. First contents of CH are loaded into B register and then instantly adder-subtractor forms the difference of A and B.

6.3.6 OUT

The OUT instruction transfers the contents of accumulator to the Output port. After its execution the answer to the problem in the program can be seen on the LED display. OUT is not memory referenced instruction; it does not need an address.

6.3.7 HLT

HLT stands for Halt. This instruction tells the computer to stop processing data. HLT marks the end of a program similar to the way a period marks the end of a sentence. You must use a HLT instruction at the end of every SAP-1 program; otherwise you get computer trash. HLT is complete in itself; it does not require RAM word since this instruction does not involve memory.

6.3.8 Programming SAP-1

To load an instruction in memory we have to use some kind of code that the computer can interpret. Following table shows this code. The number 0000 stands for LDA, 0001 for ADD, 0010 for SUB, 1110 for OUT and 1111 for HLT. Since this code tells the computer which operation to perform, it is called the Op-code.

- LDA 000
- ADD 0

- SUB 0001
- OUT 001
- HLT 0

6.3.9 Instruction Decoder

A hex inverter produces complements of the opcode bits 17, 16, 15 and 14. Then the 4 input NAND gates decode the five output signals LDA, ADD, SUB, OUT, HLT. HLT is the only active low signal, while all others are active high. When the HLT instruction is in the Instruction Register, all bits 17, 16, 15 and 14 are 1111 and HLT is low. This signal returns to the single step clock (you made in Lab #3). In either case that is AUTO or MANUAL the clock stops and the computer run ends.

6.3.10 R

ing Counter

The Ring counter sometimes called the State Counter consists of three flip flop chips, 74LS107. This counter is reset whenever the Clear-Start button S5 is pressed. The output of the last flip flop is inverted so that the Q output drives the J input of the first flip flop. Due to this T1 output is initially high. The CLK signal drives an active low input; this means that the negative edge of the CLK signal initiates each T state. Output of Ring Counter is: T=T6T5T4T3T2T1 At the beginning of a computer run, the ring word is T=000001 Successive clock pulses produce ring words: T=000010

- T=000100
- T=001000
- T=010000
- T=100000

Then the Ring Counter reset to 000001 and the cycle repeats. Each ring word represents one T state. The initial state T1 starts with a negative clock edge and ends with next negative clock edge. During this T state the T1 output of the ring counter is high. During the next state T2 is high; the following state T3 is high and so on. As you can see the ring counter produces six T states. Each instruction is fetched and executed during these six T states.

6.3.11 Address State

The T1 state is called the address state because the address in the PC is transferred to the MAR during this state. During this state, EP and LM' are active; all other control bits are inactive. This means that the controller sequencer is sending out a control word of:

| CON 0 1 0 1 1 1 1 0 0 0 | 0 1 1 |
|---|-----------|
|---|-----------|

6.3.12 Increment State

During Increment State T2 only CP is active, causing the PC to increment to the next memory location.

| | CON | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | |
|--|-----|---|---|---|---|---|---|---|---|---|---|---|---|--|
|--|-----|---|---|---|---|---|---|---|---|---|---|---|---|--|

6.3.13 Fetch cycle

The address, increment and memory states are called the fetch cycle of SAP-1.

6.3.14 Execution cycle

- 1. The next three states T4, T5 and T6 are the three states of the execution cycle of SAP-1. The register transfer during this execution depends on a particular instruction being executed. Each instruction has its own control routine.
- 2. The LDA, SUB, ADD and OUT signals from the instruction decoder drives the Control Matrix.
- 3. At the same time, the Ring Counter signals, T1 to T6 also drive the matrix.
- 4. The matrix produces CON, a 12-bit microinstruction that, tells the rest of the computer what to do. State CON Active Bits
 - T1 5E3H E_P, L'_P
 - T2 BE3H C_P
 - T3 263H C'_E, L'_I
- 5. The Control unit is the key to a computer's automatic operation.
- 6. The Control unit generates the control words that fetch and execute each instruction.
- 7. While each instruction is fetched and executed, the computer passes through different T states, or timing states, that is periods during which register contents change.

6.4 Procedure

- 1. Connect the circuit as shown in the circuit diagram.
- 2. Connect 17, 16, 15 and 14 to dip switches on your trainer and give the different op-codes for different instructions.
- 3. For instance for HLT' instruction, op-code is 1111, this means keeping all dip switches in "Hi" position will generate an active low HLT' signal, similarly you can check for other instructions.
- Check the signals with the oscilloscope and get your work verified by your Lab instructor.
- 5. You will be graded for this Lab on the output and functionality of your circuit.




Figure 6.1: Ring Counter

7.1 Objective

To make the circuit of accumulator register and a 4-bit adder/subtractor.

7.2 Components Required

- 4 bit D-type Register IC, 74LS173
- 4 bit Bus Buffer (Quad three state switch) IC, 74LS126
- 4 bit Full Adder IC, 74LS83
- Connecting wires

7.3 Accumulator

The Accumulator is a buffer register that stores intermediate answers during a computer run. The accumulator has both a two state and a three state output. The two state output goes directly to the adder/subtractor and the three state output goes to the W bus via a buffer. Therefore, the 8 bit Accumulator word continuously drives the adder/subtractor; the same word appears on the W bus when E_A is high. Chips C10 and C11, 74LS173s, make up the accumulator. Pins 1 and 2 are grounded on both chips to produce a two state output for the adder/subtractor. Chips C12 and C13 are 74LS126s; these three-state switches place the accumulator contents on the W bus when E_A is high.

7.4 Adder/Subtractor

SAP-1 uses a 2's complement adder/subtractor. When SU is low, the sum out of the adder subtracter is A = A + B. When SU is high, the difference appears A = A + B' + 1 (Recall that the 2's complement is equivalent to a decimal sign change). The adder/subtractor is asynchronous (un-clocked); this means that its contents changes as soon as the input words change. When EU is high, these contents appear on the W bus Chips C14 and C15 are 74LS86s. These ex-or gates are a controlled inverter. When SU is low, the contents of the B register are transmitted. When Su is high, the 1's complement is transmitted and a 1 is added to the LSB to form the 2's complement. Chips C16 and C17 are 74LS83s. These 4-bit full adders combine to produce an 8-bit sum or difference. Chips C18 and C19, which are 74LS128s, convert the 8-bit answer into a three-state output for driving the W bus.

7.5 Procedure

Make the connections as shown in circuit diagram.




Figure 7.1: Accumulator and Adder/Subtractor

7.6 What shall be the Lab's Outcome?

The input to the Accumulator should be through switches, which will be one 8-Bit data number to add/sub. There should be a static 8- bit number (let's say binary one) as the other input to the adder/subtractor. The output of the adder/subtractor should be connected to LEDs. By proper input to the SU pin. The LEDs should be showing the results of adder/subtractor.

8.1 Objective

To make and connect B-register and output-register through the Bus, And to read the contents of output register through binary display.

8.2 Components Required

4 bit D type register IC, 74LS1 734 4 LEDs

8.3 B Register

The B register is a buffer register. It is used in arithmetic operations. A low LB and a positive clock edge load the word on the W bus into the B register. The two state output of the B register drives the Adder/ Subtracter, supplying the number to be added or subtracted from the contents of the accumulator.

8.4 Output Register

At the end of the computer run the accumulator contains the answer to the problem being solved, at this point, we need to transfer the answer to the outside world, and this is where the output register is used. When EA is high and Lo is low, the next positive clock edge loads the accumulator word into the output register.

8.5 Binary Display

The binary display is a row of eight light-emitting LEDs because each LED is connected to one pin of the output register the binary display shows the contents of the output register.

8.6 Procedure

Connect the circuit as shown in the circuit diagram.




Figure 8.1: B-Register, Output Register, and Binary Display

8.7 What shall be the lab's outcome?

At the end of today's lab there should be perfect coordination between accumulator register, adder/subtractor, B register, output register and Binary display.

9.1 Objective

Familiarize with HDL Simulator (ModelSim).

9.2 Description

The purpose of an HDL simulator is to compile, and then simulate an HDL (hardware description language: Verilog and VHDL are examples) on a standard computer. While this is very slow compared to a real circuit implementation, it allows complete visibility and can be much less expensive, making it ideal for design and debugging. Note that as a circuit grows in complexity an FPGA will generally be a better platform, as the simulator will start to degrade in performance, and has no true IO connections. ModelSim is a very powerful HDL simulation environment, and as such can be difficult to master. To correctly simulate many complex test benches, you will need to create and use a ModelSim project manually. Note that throughout this tutorial we assume you are attempting to simulate a purely Verilog based design. The steps are fairly simple:

- **Step1**. Create a directory for your project (section 3.3).
- **Step2**. Start ModelSim and create a new project (section 3.4).
- Step3. Add all your Verilog files to the project (section 3.5).
- **Step4**. Compile your Verilog files (section 3.6).
- **Step5**. Start the simulation (section 3.7).
- **Step6**. Add signals to the wave window (section 3.8).

9.3 Step1: Create a Directory for your Project

- 1. ModelSim creates rather large output files you should not save your ModelSim projects. It is a simple matter to recreate the project anyway.
- 2. Create a directory for your simulation.
- 3. When you are done simulating delete this entire directory, this will remove the ModelSim project and all of its temporary files. Obviously your source code should be elsewhere, so that you do not delete it.

9.4 Step2: Start ModelSim and Create a Project

- 1. Start ModelSim.
- 2. At the main ModelSim window go to File! New! Project.
 - (a) Enter a project name, this is for your reference only.
 - (b) Set the Project Location to the directory you created in section above.
 - (c) You can leave the Default Library Name as work.
 - (d) Click OK.

9.5 Step3: Add Your Verilog to the Project

- 1. Click Add Existing File to add your Verilog files to the project.
 - (a) Click Browse to locate the Verilog files you wish to add.
 - (b) Note: you can add multiple files at a time by using Shift-Click or Control-Click to select them all at once.
 - (c) Leave Add File as Type on default.
 - (d) Leave Folder as Top Level.
 - (e) You will almost certainly want to select reference from current location. Otherwise you will end up with multiple copies of the same Verilog file floating around, a sure way to lose something.
 - (f) Click OK.
- 2. Repeat this until all of the necessary Verilog files have been added to the project.
- 3. Click Close.

9.6 Step4. Compile your Verilog files

- 1. The project pane on the left of the main ModelSim window should list all of the files in your project with an icon next to each one.
 - (a) A? means that the file has not been compiled since the last edit.
 - (b) A X means that the file could not be compiled, it has an error.
 - (c) A \checkmark means that the file has been compiled successfully.
- 2. Right-Click in the Project pane and select Compile!Compile Out-of-Date, this will attempt to compile all of the files with ? or X next to them.
 - (a) If you change any Verilog source files you must recompile them, using Compile Out-of -Date, before restarting the simulation.
 - (b) You can also use Compile All, however on projects with a large number of files this may take a while.

9.7 Step5. Start the simulation.

- 1. Go to Simulate -> Start Simulation to bring up the simulation dialog box.
- 2. Go to the Design tab.
 - (a) Click the plus next to the work library.
 - (b) Find your testbench and select it.
 - (c) If you are simulating a project involving Xilinx library components you will need to add a space and then glbl to the text-box listing the modules, design units or simulation elements in the lower left.
 - (d) Ensure that the Enable Optimizations box is unchecked, if you want to see all internal signals.
 - (e) Click OK.
- 3. Your design should now be loaded and ready to simulate.

9.8 Step6: Add Signals to the Wave Window

- 1. With the simulation running, the *Sim* panel should be visible on the left hand side of the ModelSim main window.
 - (a) The *Sim* panel shows the hierarchy of all the modules in your project.
 - (b) Clicking the plus next to a module will show the modules instantiated within it.
- 2. You should add as many signals (wires) as you might need to the ModelSim wave window before simulation. If you add signals after you have started simulation you will need to restart the simulation.
- 3. To add all signals from a module
 - (a) Right-Click on a module in the *Sim* panel and selec *Add->Add to Wave*. Note that you almost certainly do not want *Add All to Wave*, as that will add all the signals in your design making it hard to see anything of value.
 - (b) This will add all of the signals from that module to the Wave window.
 - (c) Please, look at signals inside your modules rather than just in the testbench.
 - (d) Remember that when debugging you generally need to strike a balance between too many signals which merely confuses things and too few which making it impossible to see what you need.
 - (e) It is common to need to restart a simulation multiple times, each time adding more or different signals to the Wave window as needed.
- 4. To add individual signals
 - (a) Go to the *Signals* window, or the Signals panel (which tends to be in the middle of the main window). This is the window or panel which lists all the signals (wires) in the module instance currently selected in the *Sim* panel.
 - (b) Drag the signals you wish to see to the *Wave* window.

10.1 Objective

Write verilog code to design and simulate following basic logic design elements.

- D flip-flop
- Multiplexer

10.2 D flip-flop

D Flip-Flop is a fundamental component in digital logic circuits. Verilog code for D Flip Flop is presented in this project. There are two types of D Flip-Flops being implemented which are Rising-Edge D Flip Flop and Falling-Edge D Flip Flop.




Figure 10.1: D Flip Flop

10.2.1 Verilog Code for D flip flop

```
// FPGA projects using Verilog/ VHDL
// Verilog code for D Flip FLop
// Verilog code for rising edge D flip flop
module RisingEdge_DFlipFlop(D,clk,Q);
```

```
input D; // Data input
input clk; // clock input
input clk; // clock input
output Q; // output Q

always @(posedge clk)
begin
Q <= D;
end
endmodule</pre>
```

10.2.2 Verilog Testbench code to simulate and verify D Flip-Flop

```
'timescale lns/lps;
  // FPGA projects using Verilog/ VHDL
  // fpga4student.com
  // Verilog code for D Flip FLop
   // Testbench Verilog code for verification
           module tb_DFF();
21
                    reg D;
22
                    reg clk;
23
                    reg reset;
24
25
                    wire Q;
                    RisingEdge_DFlipFlop_SyncReset dut(D,clk,reset,Q);
28
                    initial begin
29
                               clk=0;
                                  forever #10 clk = ~clk;
31
                    end
32
                    initial begin
                              reset=1;
34
                              D \le 0;
35
                              #100;
37
                              reset=0;
                              D <= 1;
                              #100;
                              D \le 0;
40
                              #100;
41
                              D <= 1;
42
                    end
43
           endmodule
44
```




Figure 10.2: Simulation Waveform

10.3 Multiplexer

Multiplexer is a device that has multiple inputs and a single line output. The select lines determine which input is connected to the output, and also to increase the amount of data that can be sent over a network within certain time. It is also called a data selector.




Figure 10.3: Multiplexer

10.3.1 Verilog code for Multiplexer

```
module mux1( select, d, q );
            input [1:0] select;
            input [3:0] d;
47
            output
49
            wire
                       q;
50
            wire [1:0] select;
51
            wire [3:0] d;
52
53
            assign q = d[select];
54
55
   endmodule
```

10.3.2 Verilog Testbench code to simulate Multiplexer

```
module mux_tb;
58
            reg [3:0] d;
59
            reg [1:0] select;
60
            wire
                       q;
61
62
63
            integer i;
64
            mux1 my_mux( select, d, q );
65
            initial
67
```




Figure 10.4: Simulation Waveform of Multiplexer

11.1 Objective

To implement basic building blocks of MIPs processor.

11.2 Description

MIPS datapath to be implemented is in figure 1.1.




Figure 11.1: MIPS DataPath

- The instruction memory has 128 32-bit words. Later it will be expanded. All instructions and the PC are 32-bit wide. (Simply the 7 least significant bits (2ËE7 = 128) are used for the time being.)
- Implement the instruction memory, 2x1 MUX, and Incrementer-by-4 as separate modules. For the time being consider that the 1-bit signal PCSrc comes from a 1-bit register, PC choose.

11.2.1 Verilog code for Multiplexer

```
module MUX_2to1( input1 , input2, select, out );
input [31:0] input1, input2;
input select;
output [31:0]out;
reg [31:0]out;

always @(input1 or input2 or select )
begin
case(select)
```

```
1'b0:
                      out=input1;
91
              1'b1: out=input2;
92
          endcase
94
        end
    endmodule
   11.2.2 Verilog code for Adder
   module Adder32Bit(input1, input2, out, overflowBit);
     input [31:0] input1, input2;
     output [31:0] out;
100
     reg [31:0]out;
     output overflowBit;
102
     reg overflowBit;
103
104
          always@(input1 or input2)
105
            begin
              {overflowBit , out } = input1 + input2;
108
109
            end
111
   endmodule
112
   11.2.3 Verilog code for Instruction Memory
   module InstructionMemory(readAddress, instruction);
     input [31:0]readAddress;
114
     output [0:31]instruction;
     reg [0:31]instruction;
116
117
     reg [0:7]InstructionMemory[0:31];
118
119
     reg [4:0]internalAddress;
120
121
     integer internalAddressINT, placeVal, i, j;
122
123
     always@(readAddress)
124
     begin
125
          //use this template to hardwire instructions.
126
          //Only 5 bit addresses supported.
127
   //
           InstructionMemory[0] = 32'b00000_00000_00000_00000_00000;
128
129
          {Instruction Memory[0], Instruction Memory[1], Instruction Memory[2], Instruction Memory[3]} = 32'b00'
   //ori $s2, $s1 , 1539;
```

 $\{InstructionMemory[4], InstructionMemory[5], InstructionMemory[6], InstructionMemory[7]\} = 32'b00'$

{InstructionMemory[24], InstructionMemory[24+1], InstructionMemory[24+2], InstructionMemory[24+3]

131

132 133

134

// bne \$s2, reg1, 4h;

//addi \$s1, \$s2 ,4;

```
{InstructionMemory[28], InstructionMemory[28+1], InstructionMemory[28+2], InstructionMemory[28+3]} = 32'b(
135
   // j 0;
            InstructionMemory[1] = 32'b001001_10010_10011_00000_00000_000010;
   //
                                                                                       //addi $s2, $s3, 2;
136
            InstructionMemory[3] = 32'b000000_00010_00001_00000_00000_100000;
138
          //truncating the address.
          internalAddress = readAddress[4:0];
141
          //internalAddressINT = 0;
142
143
          placeVal = 1;
144
          internalAddressINT = 0;
          for(i=0 ; i<5 ; i=i+1)</pre>
          begin
147
                 if(internalAddress[i] == 1)
148
                     internalAddressINT = internalAddressINT + placeVal;
149
150
                 placeVal = placeVal * 2;
151
152
          end
153
154
155
          for(i=0 ; i<32 ; i=i+1)</pre>
          begin
156
                  instruction[i] = InstructionMemory[internalAddressINT + i/8][i\%8];
          end
158
159
161
      end
162
   endmodule
163
```

11.3 Tasks for Students

Write testbenches to verify above blocks and attach waveforms.

12.1 Objective

Implementing basic building blocks of MIPS processor in verilog.




Figure 12.1: MIPS DataPath

12.2 Description

Implement following modules.

- Data Memory
- Left shifter
- Sign Extender modules.

12.2.1 Verilog Code for Data Memory

```
module DataMemory(inputAddress, inputData32bit, outputData32bit, MemRead, MemWrite);
input [31:0]inputAddress;
//input READ_Bar;
input [31:0]inputData32bit;
input MemRead, MemWrite;
output [31:0]outputData32bit;
////// THE MAIN MEMORY REGISTERS WHICH HOLD EMULATE THE ACTUAL RAM.
reg [7:0]MM[255:0];
///////
```

```
175
    reg [7:0]address;
176
    reg [7:0]dataBuff;
177
    reg [31:0]outputData32bit;
179
    integer addressInt, i, j, placeVal,var, baseAddress;
180
181
    genvar k;
182
    always @( inputData32bit or inputAddress or MemRead or MemWrite)
183
184
185
      address=inputAddress[7:0];
186
187
      //calculating address as an integer
188
189
      addressInt = 0; // the integer equivalent of the 8 bit address we have got in the address[]
190
      placeVal = 1; // the placevalue for the unit place is 1.
191
192
      for( i=0 ; i<8 ; i=i+1 )</pre>
193
      begin
194
195
          if(address[i] == 1'b1)
196
            addressInt = addressInt + placeVal;
197
198
          placeVal = placeVal * 2;
199
      end
200
201
      //calculated address as an integer, stored in addressInt
202
203
204
205
      if(MemRead == 1) // the memory is being read from.
206
      begin
207
208
        baseAddress = addressInt; // i is the variable pointing to the address location pointed by the input address
209
210
        // now copying the 8 bits of the pointed address one by one.
211
212
        ///BIG ENDIAN
213
        for(i=0 ; i<4 ; i=i+1)</pre>
214
        begin
215
            for(j = 0; j < 8; j = j+1)
            begin
217
                outputData32bit[j] = MM[baseAddress + i][j];
218
            end
219
        end
220
221
222
223
                          //End of readbar condition 1
      end
224
225
226
227
      if(MemWrite == 1) // the memory is being written into
```

```
begin
229
        baseAddress = addressInt;
230
231
        // the given data is being written into the place pointed by the address
233
        ///BIG ENDIAN
234
        for(i=0; i<4; i=i+1)
236
237
          for(j = 0 ; j < 8 ; j = j+1)
             begin
239
                 MM[baseAddress + i][j] = inputData32bit[j] ;
240
             end
241
242
        end
243
244
245
                         // End of data writing block
      end
246
248
249
   end // end of the always block
   endmodule
251
   12.2.2 Verilog code for Left Shifter
   module LeftShifter_2bit(inData,outData);
254
      input [31:0]inData;
255
      output [31:0]outData;
256
      reg [31:0]outData;
257
258
      always@(inData)
        begin
260
261
          outData=inData<<2;
262
263
        end
264
   endmodule
   12.2.3 Verilog code for Sign Extention
   module SignExtender_16to32(inputData, outputData);
267
      input[15:0] inputData;
269
      output[31:0] outputData;
270
      reg [31:0] outputData;
271
272
      always@(inputData)
273
274
        begin
275
          outputData[15:0] = inputData[15:0];
276
          outputData[31:16] = {16{inputData[15]}};
```

277 278

```
279 end
280 endmodule
```

12.3 Tasks for Students

Write testbenches to verify above blocks and attach waveforms.

13.1 Objective

Implementing basic building blocks of MIPS processor in verilog.




Figure 13.1: MIPS DataPath

13.2 Description

Implement following modules.

- Register File
- ALU

13.2.1 Verilog Code for Register File

```
module RegisterFile(readReg1, readReg2, writeReg, writeData, readData1, readData2, RegWrite);
        input [4:0]readReg1, readReg2, writeReg;
282
        input [31:0]writeData;
                                   //address of the register to be written on to.
        input RegWrite;
                           //RegWrite - register write signal; writeReg-the destination register.
284
        output [31:0]readData1, readData2;
        reg [31:0]readData1, readData2;
287
288
        reg [31:0]RegMemory[0:31];
290
        integer placeVal, i, j, writeRegINT=0, readReg2INT=0;
291
292
        initial
293
```

```
begin
294
            for(i=0 ; i<32 ; i=i+1)</pre>
295
            begin
296
                    for(j=0 ; j<32 ; j= j+1)
                      RegMemory[i][j] = 1'b0;
298
            end
          end
301
          always@ (RegWrite or readReg1 or readReg2 or writeReg or writeData)
302
303
304
             if(RegWrite == 1)
             begin
307
                placeVal = 1;
308
                readReg1INT=0;
309
                readReg2INT=0;
310
                for(i=0 ; i<5 ; i=i+1)</pre>
311
                begin
312
                     if(readReg1[i] == 1)
313
                         readReg1INT = readReg1INT + placeVal;
314
315
                     if(readReg2[i] == 1)
316
                         readReg2INT = readReg2INT + placeVal;
317
318
                     placeVal = placeVal * 2;
319
320
                end
321
322
                for(i=0 ; i<32 ; i=i+1)</pre>
323
                begin
324
                    readData1[i] = RegMemory[readReg1INT][i];
325
                    readData2[i] = RegMemory[readReg2INT][i];
326
                end
327
328
330
                //binary to decimal address translation.
331
                placeVal = 1;
332
               writeRegINT=0;
333
                for(i=0 ; i<5 ; i=i+1)</pre>
334
                begin
                     if(writeReg[i] == 1)
336
                        writeRegINT = writeRegINT + placeVal;
337
338
                     placeVal = placeVal * 2;
339
                end
340
                $display("before_writing_%d_at_%d", writeData, writeRegINT);
342
                for(i=0 ; i<32 ; i=i+1)</pre>
343
344
                begin
                      RegMemory[writeRegINT][i] = writeData[i];
345
                end
                $display("after_writing_%d_at_%d", writeData, writeRegINT);
```

```
end // Register Write
349
350
            if(RegWrite == 0)
            begin
352
                 //binary to decimal address translation.
353
               placeVal = 1;
               readReg1INT=0;
355
               readReg2INT=0;
356
357
               for(i=0 ; i<5 ; i=i+1)</pre>
               begin
358
                    if(readReg1[i] == 1)
                        readReg1INT = readReg1INT + placeVal;
361
                    if(readReg2[i] == 1)
362
                        readReg2INT = readReg2INT + placeVal;
364
                    placeVal = placeVal * 2;
               end
367
               for(i=0 ; i<32 ; i=i+1)</pre>
               begin
370
                   readData1[i] = RegMemory[readReg1INT][i];
                   readData2[i] = RegMemory[readReg2INT][i];
               end
373
374
375
            end// Register Read
376
377
         end //always@
378
379
   endmodule
    13.2.2 Verilog code for ALU
   module ALU_Core(ALUSrc1 , ALUSrc2 , ALUCtrl , ALUResult , Zero);
      input[31:0] ALUSrc1;
382
      input[31:0] ALUSrc2;
383
      input[2:0] ALUCtrl;
384
      output Zero;
      reg Zero;
387
388
      output [31:0]ALUResult;
389
      reg [31:0]ALUResult;
390
392
      always @(ALUSrc1 or ALUSrc2 or ALUCtrl)
393
        begin
394
395
               if(ALUCtrl == 3'b010) //'add'
               begin
397
                    ALUResult = ALUSrc1 + ALUSrc2;
398
```

if(ALUResult == 32'h0000)

399

```
begin
400
                              Zero = 1'b1;
401
                      end
402
                      else
403
                        begin
404
                              Zero = 1'b0;
405
                        end
                end
407
408
                if(ALUCtrl == 3'b110) // 'sub'
409
                begin
410
                      ALUResult = ALUSrc1 - ALUSrc2;
411
                      if(ALUResult == 32'h0000)
412
                      begin
413
                              Zero = 1'b1;
414
                      end
415
                      else
416
                        begin
417
                              Zero = 1'b0;
418
                        end
419
                end
420
421
                if(ALUCtrl == 3'b000) // 'and'
422
                begin
423
                      ALUResult = ALUSrc1 & ALUSrc2;
424
                      if(ALUResult == 32'h0000)
425
                      begin
426
                              Zero = 1'b1;
427
                      end
428
                      else
429
                        begin
430
                              Zero = 1'b0;
431
432
                        end
433
                end
434
                if(ALUCtrl == 3'b001) // 'or'
435
                begin
436
                      ALUResult = ALUSrc1 | ALUSrc2;
437
                      if(ALUResult == 32'h0000)
438
                      begin
439
                              Zero = 1'b1;
440
                      end
                      else
442
                        begin
443
                              Zero = 1'b0;
444
445
                        end
                end
446
447
                if(ALUCtrl == 3'b111) // 'slt'
448
                begin
449
                      ALUResult = ALUSrc1 - ALUSrc2;
450
                      if(ALUResult == 32'h0000)
451
                      begin
452
                              Zero = 1'b1;
453
```

```
end
                   else
455
                      begin
456
                           Zero = 1'b0;
                      end
458
              end
        end
461
462
   endmodule
464
465
   module ALU_Control(FunctField, ALUOp, ALUCtrl);
467
   input [5:0]FunctField;
   input [1:0]ALUOp;
   output [2:0]ALUCtrl;
   reg [2:0]ALUCtrl;
471
   always@(FunctField or ALUOp)
473
474
       if(ALUOp == 2'b10)
                                 //'Arithmetic' Type Instructions
        begin
476
          case(FunctField)
477
          //begin
            6'b100000: ALUCtrl = 3'b010;
                                              //ADDITION in 'R' Type
479
            6'b100010: ALUCtrl = 3'b110;
                                           //SUBTRACTION in 'R' Type
            6'b100100: ALUCtrl = 3'b000;
                                           //AND in 'R' Type
481
            6'b100101: ALUCtrl = 3'b001;
                                           //OR in 'R' Type
482
                                             //SLT in 'R' Type
            6'b101010: ALUCtrl = 3'b111;
483
         // end
484
        endcase
485
486
        end
487
        if(ALU0p == 2'b00)
                                // 'LW/SW' Type Instructions
488
        begin
                                              //ADDITION irrespective of the FunctField.
            ALUCtrl = 3'b010;
        end
491
        if(ALU0p == 2'b01)
                             // 'BEQ', 'BNE' Type Instructions
493
        begin
494
                                              //SUBTRACTION irrespective of the FunctField.
            ALUCtrl = 3'b110;
        end
497
498
         //always block
500
   endmodule //ALUOp module
```

13.3 Tasks for Students

Write testbenches to verify above blocks and attach waveforms.

14.1 Objective

integrating previusely developed basic building blocks of MIPS processor.




Figure 14.1: MIPS DataPath

14.2 Description

Connect the modules in a seprate module and run basic level testing using testbench.

14.2.1 Verilog Code for Complete Processor

```
module SingleCycleMain(initialPCval, run);
503
      input [31:0]initialPCval;
504
      input run;
505
      reg [31:0]PC;
507
508
509
      //instances of all the smaller modules of the processor.
510
511
      reg [31:0]instrReg;
512
513
      reg [31:0]instrAddress;
514
      wire [31:0]instrWire;
515
      InstructionMemory instrMem(instrAddress, instrWire);
516
517
      reg [31:0]inputToShiftLeft;
518
      wire [31:0]outputFromShiftLeft;
519
```

```
LeftShifter_2bit instLftShft(inputToShiftLeft, outputFromShiftLeft);
521
     //reg [31:0]PC; //already declared
522
     reg [31:0]constantFour;
     wire [31:0]nextPCval;
524
     wire overflow1;
     Adder32Bit nextPCvalue(PC, constantFour, nextPCval, overflow1);
528 // wire [31:0]nextPCval;
529 // wire [31:0]outputFromShiftLeft;
     wire [31:0]nextPCvalPlusOffset;
530
     wire overflow2;
     Adder32Bit PCafterBranch(nextPCval, outputFromShiftLeft, nextPCvalPlusOffset, overflow2);
533
     reg [31:0]dataAddress;
534
     reg [31:0]inputData;
535
     wire[31:0]outputData;
536
      reg MemRead, MemWrite;
537
      DataMemory dataMem(dataAddress, inputData, outputData, MemRead, MemWrite);
539
540
      reg [4:0]inputReg1;
541
      reg [4:0]inputReg2;
542
      reg RegDst;
543
     wire [4:0]writeRegWire;
544
     MUX_2to1_5bit regDstMUX(inputReg1, inputReg2, RegDst, writeRegWire);
545
547
      reg [4:0]readReg1, readReg2, writeReg;
548
      reg [31:0]writeData;
     wire [31:0]readData1, readData2;
     req RegWrite;
551
     RegisterFile regFile(readReg1, readReg2, writeReg, writeData, readData1, readData2, RegWrite);
552
553
554
      reg [15:0]inputDataSEXT;
555
      wire [31:0]outputDataSEXT;
      SignExtender_16to32 signExt(inputDataSEXT, outputDataSEXT);
557
558
559
     //wire [31:0]readData2; //already declared.
560
      //wire [31:0]outputDataSEXT; //already declared.
      reg aluSrc;
562
     wire [31:0] ALUSrc2;
563
     MUX_2to1 aluSrc2MUX(readData2, outputDataSEXT, aluSrc, ALUSrc2);
564
565
      reg [5:0]FunctField;
      reg [1:0]ALU0p;
568
     wire [2:0]ALUCtrl1;
569
     ALU_Control aluCtrlInstance(FunctField, ALUOp, ALUCtrl1);
570
571
572
      reg [31:0]ALUSrc1;
573
```

```
//wire [31:0] ALUSrc2;
574
      reg [2:0]ALUCtrl;
575
     wire[31:0]ALUout;
576
     wire ZeroOUT;
577
      ALU_Core aluCoreInstance(ALUSrc1, ALUSrc2, ALUCtrl, ALUout, ZeroOUT);
578
      reg Branch;
      reg ZeroIN;
581
582
     wire BranchEnabled;
583
      and branchAND(BranchEnabled, Branch, ZeroIN);
584
   // wire [31:0]nextPCval;
   // wire [31:0]nextPCvalPlusOffset;
587
   // wire BranchEnabled;
588
     wire [31:0]nextPCactual;
      MUX_2to1 pcSrcMUX(nextPCval, nextPCvalPlusOffset, BranchEnabled, nextPCactual);
590
591
592
      //wire[31:0]ALUout; //already declared
593
      //wire[31:0]outputData; //already declared
594
      reg MemtoReg;
595
      wire [31:0]writeDataToReg;
      MUX_2to1 mem2regSrcMUX(ALUout, outputData, MemtoReg, writeDataToReg);
597
598
599
      //Requisite Datastructures for manipulation.
600
      reg [5:0]OpCode;
601
      reg [4:0]rs, rt, rd, shamt;
602
      reg [25:0]target;
603
      reg [31:0]jumpTarget;
604
      integer counter, prevInstrWasJ;
605
606
      initial
607
      begin
608
       PC = initialPCval;
        //instrReg = 32'b001001_10010_10011_00000_00000_000100;
                                                                       //addi $s1, $s2 ,4;
610
        constantFour = 32'h0000_0004; //updated it was 'constantFout'
611
        counter = 0;
612
      end
613
614
      always@(run) //this will make it work like trace. to make the execution sequential & automatic use always(PC)
616
            if(counter != 0)
                                   //that is if we are not executing for the first time, we will not take the previous
617
              PC = nextPCactual;
618
619
            if(prevInstrWasJ == 1) //that is if the previous instruction was jump, take next pc from a specified col
620
              PC = jumpTarget;
622
            instrAddress = PC;
623
            #10
            instrReg = instrWire; //updated, this link was not there.
625
            //Now the wire instrReg has the Instruction corresponding to this PC.
            OpCode = instrReg[31:26];
```

```
writeReg = 5'b000000;
629
            writeData = 32'h1111_1111;
630
            RegDst = 0;
632
            $display("value_after_init,_%d,_%d", writeReg, writeRegWire);
633
            counter = 1; //to keep track of the fact that we are not executing our first instruction.
635
636
637
            /* Beginning of ##CRITICAL INTERCONNECTIONS##. DO NOT MODIFY*/
                  rs = instrReg[25:21];
638
                  rt = instrReg[20:16];
                  rd = instrReg[15:11];
                  inputDataSEXT = instrReg[15:0];
641
                  shamt = instrReg[10:6];
642
                  FunctField = instrReg[5:0];
643
644
645
                  //the inputs to the register file.
                  readReg1 = rs;
647
                  readReg2 = rt;
648
                  //the two inputs to the RegDst mux.
650
                  inputReg1 = rt;
                  inputReg2 = rd;
652
                  #10
653
                  //$display("value of writeRegWire after input1 input2, %d", writeRegWire);
654
655
                  //now the output of the register file should be correctly assigned to aluSrc1 and aluSrcM
656
657
658
                  //#50
659
                  //$display("before value of ALUSrc1, readData1 %d %d", ALUSrc1, readData1);
660
                  //ALUSrc1 = readData1;
661
                  //$display("after value of ALUSrc1, readData1 %d %d", ALUSrc1, readData1);
662
                  //ALUSrc2_input1 = readData2; this has been already hardwired.
                  //ALUSrc2_input2 = outputDataSEXT; this has been already hardwired.
664
665
                  //output from ALUControl being passed into ALUCore.
                  ALUCtrl = ALUCtrl1;
667
668
                                 //now the output of the mux needs to be redirected to the writeReg of the r
                                // #10
                                 //writeReg = writeRegWire;
671
                                 $display("value_after_first_mod,_%5d,_%5s", writeReg, writeRegWire);
672
                  //connecting ALUout with memory input and memory mux.
673
                  //ALUout already connected to mem2regMUX.
674
                  dataAddress = ALUout;
                  ZeroIN = ZeroOUT;
                                              //ALU connections complete
676
677
                  //connecting the readData2 register output to the memory data input.
679
                  inputData = readData2;
680
                  //the outputData is already connected to the mem2regMUX.
```

```
682
                   //output from Sign extender being given to the shiftleft module.
683
                   inputToShiftLeft = outputDataSEXT;
684
                         #20
                  //now we need to check if the memory mux output is connected to the writeData of regFile.
686
                  //writeData = writeDataToReg;
687
689
690
691
             /* End of ##CRITICAL INTERCONNECTIONS##. DO NOT MODIFY*/
692
694
695
696
697
698
             if(OpCode == 6'b000010 || OpCode == 6'b000011)
                                                                  //If the instruction is 'J' type.
               begin
700
                   target = instrReg[25:0];
701
                   jumpTarget[27:2] = target;
702
                   jumpTarget[1:0] = 2'b00;
703
                   jumpTarget[31:28] = PC[31:28];
704
                   prevInstrWasJ = 1;
705
               end
706
707
             else if(OpCode == 6'b000000)
                                                 // If the instruction is 'R' type.
708
             begin
709
710
                   ALUOp = 2'b10;
711
                   RegDst = 1'b1;
712
                   Branch = 0;
713
                   MemRead = 0;
714
                   MemWrite = 0;
715
                   aluSrc = 0;
716
                   MemtoReg = 0;
717
                   RegWrite = 1;
718
719
720
             end
                   //'R' Type.
721
722
723
                                                 // If the instruction is 'I' type.
             else
724
             begin
725
726
727
                   if(OpCode == 6'b100011)
                                                // lw instruction.
728
                   begin
                        //Control Signals
730
                        ALU0p = 2'b00;
731
                        RegDst = 1'b0;
732
                        Branch = 0;
733
                        MemRead = 1;
734
                        MemWrite = 0;
```

```
aluSrc = 1;
736
                        MemtoReg = 1;
737
                        RegWrite = 1;
738
740
741
                   if(OpCode == 6'b101011) //sw instruction
742
743
                        //Control Signals
744
745
                        ALUOp = 2'b00;
                        RegDst = 1'b0; //irrelevant as data not being written into regfile.
746
                        Branch = 0;
747
                        MemRead = 0;
                        MemWrite = 1;
749
                        aluSrc = 1;
750
                        MemtoReg = 1; //irrelevant
751
                        RegWrite = 0;
752
753
                   end
754
755
                   if(0pCode == 6'b000100)
                                              //beq instruction
756
757
                   begin
                        //Control Signals
758
                        ALUOp = 2'b01;
                        RegDst = 1'b0; //irrelevant
760
                        Branch = 1;
761
                        MemRead = 0;
                        MemWrite = 0;
763
                        aluSrc = 0;
764
                        MemtoReg = 1; //irrelevant
765
                        RegWrite = 0; //irrelevant
766
767
                   end
768
769
                   if(OpCode == 6'b000101) //bne instruction
770
                   begin
771
                        //Control Signals
772
                        ALUOp = 2'b01;
                                         //for branch instruction.
773
                        RegWrite = 0;
774
                        RegDst = 0;
775
                        Branch = 1;
776
                        aluSrc = 0;
                        ZeroIN = ~ZeroOUT;
                                               //passing the negated value of ZeroOUT from the ALU to the PCSr
778
                        MemRead = 0:
779
                       MemWrite = 0;
780
781
                        MemtoReg = 1;
782
783
784
785
```

787

788

end

```
if(OpCode == 6'b001101)
                                             //ori instruction
                   begin
791
792
                       //Control Signals
                       prevInstrWasJ = 0;
794
                       ALUOp = 2'b01; //presently irrelevant
                       RegDst = 0;
797
                       Branch = 0;
798
799
                       MemRead = 0;
                       MemWrite = 0;
800
                       //now the output of the mux needs to be redirected to the writeReg of the register file
                       $display("value_after_first_mod_before_second,\%5d,_\%5d", writeReg, writeRegWire);
802
                       writeReg = writeRegWire;
803
                       $display("value_after_second_mod,\%5d,_\%5d", writeRegWire);
804
                       RegWrite=1;
805
806
807
                       #50
                       $display("value_of_readData1,_\%d", readData1);
809
810
                       #50
811
                       $display("value_of_readData1,_\%d", readData1);
812
                       ALUSrc1 = readData1;
813
                       aluSrc = 1;
814
815
                       ALUCtrl = 3'b001;
                                            //for or
816
                       #20
817
818
                       $display("1_writeData_=_\%d,_writeDataToReg_=\%d", writeData, writeDataToReg);
819
820
                       MemtoReg = 0;
                                       //the aluout is to be redirected to the regwrite.
821
                       #20
822
                       $display("2_writeData_=_\%d,_writeDataToReg_=_\%d", writeData, writeDataToReg);
823
824
                       writeData = writeDataToReg;
                       RegWrite = ~RegWrite;
                                                 //this will write the initialized value 32'b1111_1111
826
                       RegWrite = ~RegWrite; //this will run the next cycle of the reg file, writing the updated va
827
828
                       $display("3_writeData_=_\%d,_writeDataToReg_=_\%d", writeData, writeDataToReg);
829
830
832
833
834
                   end
835
                   if(OpCode == 6'b001000)
                                              //addi instruction
                   begin
                       //Control Signals
838
                       prevInstrWasJ = 0;
839
                       ALUOp = 2'b01; //presently irrelevant
                       RegDst = 0;
841
842
                       Branch = 0;
843
```

```
MemRead = 0;
844
                      MemWrite = 0;
845
                      //now the output of the mux needs to be redirected to the writeReg of the register fi
846
                      $display("value_after_first_mod_before_second,\%5d,_\%5d", writeReg, writeRegWire);
                      writeReg = writeRegWire;
848
                      $display("value_after_second_mod,\%5d,_\%5d", writeRegWire);
                      RegWrite = 1;
851
                      #20
852
853
                      $display("value_of_readData1,_\%d", readData1);
                      ALUSrc1 = readData1;
854
                      aluSrc = 1;
                      ALUCtrl = 3'b010; //for add
857
                      #20
858
                      $display("1_writeData_=_\%d,_writeDataToReg_=_\%d", writeData, writeDataToReg);
860
                      MemtoReg = 0; //the alwout is to be redirected to the regwrite.
863
                      $display("2_writeData_=_\%d,_writeDataToReg_=_\%d", writeData, writeDataToReg);
                      writeData = writeDataToReg;
                      RegWrite = ~RegWrite;
                      RegWrite = ~RegWrite;
869
                      $display("3_writeData_=_\%d,_writeDataToReg_=_\%d", writeData, writeDataToReg);
                  end
872
            end
                  //'I' Type.
874
875
876
     end
              //always block
877
878
   endmodule
```

14.3 Tasks for Students

Write testbenches to verify above blocks and attach waveforms.