



Taimur Rahman - 011221427
Wasimul Karim - 011211105

add	ALUSrc = 0
sub	ALUOp = add/sub/etc
and	RegDst = 1
or	MemtoReg = 0
nor	RegWrite = 1
	Branch = 0




addi	ALUSrc = 1
andi	ALUOp = add/and/or
ori	RegDst = 0
	MemtoReg = 0
	RegWrite = 1
	Branch = 0




lw

ALUsrc = 1
ALUOp = add
MemRead = 1
MemToReg = 1
RegDst = 0
RegWrite = 1
Branch = 0




beq

ALUsrc = 0
ALUOp = sub
Branch = 1




bne

ALUSrc = 0
ALUOp = sub
Branch = 1




sll	MemToReg = 2
srl	RegDst = 1 RegWrite = 1 Branch = 0




slt

RegDst = 1
ALUSrc = 0
ALUOp = sub
MemToReg = 2
RegWrite = 1
Branch = 0




jr

JumpReg = 1



j

Jump = 1



jal

Jump = 1
MemToReg = 2
RegDst = 2
RegWrite = 1

