

## Taimur Rahman - 011221427 Wasimul Karim - 011211105


add	ALUsrc = 0 ALUOp = add/sub/etc RegDst = 1 MemtoReg = 0 RegWrite = 1 Branch = 0
sub	
and	
or	
nor	




addi	ALUsrc = 1
andi	ALUOp = add/and/or RegDst = 0
ori	MemtoReg = 0 RegWrite = 1 Branch = 0




sw ALUsrc = 1
ALUOp = add
MemWrite = 1
Branch = 0




Iw ALUsrc = 1
ALUOp = add
MemRead = 1
MemToReg = 1
RegDst = 0
RegWrite = 1
Branch = 0




beq ALUsrc = 0 ALUOp = sub Branch = 1




bne ALUsrc = 0 ALUOp = sub Branch = 1




sll	MemToReg = 2 RegDst = 1 RegWrite = 1 Branch = 0
srl	




slt RegDst = 1
ALUsrc = 0
ALUOp = sub
MemToReg = 2
RegWrite = 1
Branch = 0





## j Jump = 1



jal Jump = 1
MemToReg = 2
RegDst = 2
RegWrite = 1

