

*32,768 WORD \times 8 Bit CMOS Static RAM***FEATURES**

- Fast Access Time: 70, 85, 100, 120ns (Max.)
- Low Power Dissipation
 - Standby (CMOS): 10 μ W (Typ.) L-Version
5 μ W (Typ.) LL-Version
 - Operating : 35mW/1MHz (Max.)
- Single 5V \pm 10% Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
 - No clock or refresh required
- Three State Outputs
- Low Data Retention Voltage: 2V (Min.)
- Standard Pin Configuration
 - KM62256BLP/BLP-L : 28-DIP-600B
 - KM62256BLG/BLG-L : 28-SOP-450
 - KM62256BLS/BLS-L : 28-DIP-300
 - KM62256BLTG/BLTG-L : 28-TSOP1-0813.4F
 - KM62256BLRG/BLRG-L : 28-TSOP1-0813.4R

GENERAL DESCRIPTION

The KM62256BL/BL-L is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The device is fabricated using Samsung's advanced CMOS process with polyresistors.

The KM62256BL/BL-L has an output enable input for precise control of the data outputs.

It also has a chip enable input for the minimum current power down mode.

The KM62256BL/BL-L has been designed for high speed and low power application. It is particularly well suited for battery back-up nonvolatile memory application.



2

FUNCTIONAL BLOCK DIAGRAM**PIN CONFIGURATIONS**

Pin Name	Pin Function
A_0 - A_{14}	Address Inputs
\overline{WE}	Write Enable Input
\overline{CS}	Chip Select Input
\overline{OE}	Output Enable Input
I/O_1 - I/O_8	Data Inputs/Outputs
V_{CC}	Power (+5V)
V_{SS}	Ground
N.C.	No Connection (32-TSOP only)

PIN CONFIGURATIONS (Top View)

28-pin TSOP (0813.4)



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.5 to V _{CC} +5.5	V
Voltage on V _{CC} Supply Relative to Vss	V _{CC}	-0.5 to 7.0	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	0 to 70	°C
Soldering Temperature and Time	T _{solder}	260° C, 10 sec(Lead only)	—

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2

RECOMMENDED OPERATING CONDITIONS (T_A=0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.2	—	V _{CC} +0.5	V
Input Low Voltage	V _{IL}	-0.5*	—	0.8	V

* V_{IL}(min)=-3.0V for ≤ 50ns pulse

DC AND OPERATING CHARACTERISTICS

(T_A=0 to 70°C, V_{CC}=5V ± 10%, unless otherwise specified)

Item	Symbol	Test Condition	Min	Typ*	Max	Unit
Input Leakage Current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	—	1	μA
Output Leakage Current	I _{LO}	\overline{CS} =V _{IN} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} , V _{I/O} =V _{SS} to V _{CC}	-1	—	1	μA
Operation Power Supply Current	I _{CC}	\overline{CS} =V _{IL} , V _{IN} =V _{IH} or V _{IL} I _{I/O} =0mA	—	7	15	mA
Average Operating Current	I _{CC1}	Cycle Time=1μS, 100% Duty \overline{CS} ≤ 0.2V, V _{IL} ≤ 0.2V V _{IH} ≥ V _{CC} -0.2V, I _{I/O} =0mA	—	—	7	mA
	I _{CC2}	Min Cycle, 100% Duty \overline{CS} =V _{IL} , V _{IN} =V _{IL} or V _{IH} I _{I/O} =0mA	—	45	70	mA
Standby Power Supply Current	I _{SB}	\overline{CS} =V _{IH}	—	—	1	mA
	I _{SB1}	\overline{CS} ≥ V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2 or V _{IN} ≤ 0.2V	L-Ver	—	2	100 μA
			LL-Ver	—	1	20 μA
Output Low Voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-1.0mA	2.4	—	—	V

*Typ: V_{CC}=5V, T_A=25° C


CAPACITANCE ($f = 1\text{MHz}$, $T_A = 25^\circ\text{C}$)

Item	Symbol	Test Conditions	Min	Max	Unit
Input Capacitance	C_{IN}	$V_{IN} = 0\text{V}$	—	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{V}$	—	8	pF

Note: Capacitance is sampled and not 100% tested.

TEST CONDITIONS ($T_A = 0$ to 70°C , $V_{CC} = 5\text{V} \pm 10\%$, unless otherwise specified)

Parameter	Value
Input Pulse Level	0.8 to 2.4V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Loads	$C_L = 100\text{pF} + 1\text{ TTL}$



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM62256BL-7 KM62256BL-7L		KM62256BL-8 KM62256BL-8L		KM62256BL-10 KM62256BL-10L		KM62256BL-12 KM62256BL-12L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	70		85		100		120		ns
Address Access Time	t _{AA}		70		85		100		120	ns
Chip Select to Output	t _{CO}		70		85		100		120	ns
Output Enable to Valid Output	t _{OE}		35		45		50		60	ns
Chip Select to Low-Z Output	t _{LZ}	10		10		10		10		ns
Output Enable to Low-Z Output	t _{OLZ}	5		5		5		5		ns
Chip Disselect to High-Z Output	t _{HZ}	0	30	0	30	0	35	0	40	ns
Output Disable to High-Z Output	t _{OHZ}	0	30	0	30	0	35	0	40	ns
Output Hold from Address Change	t _{OH}	5		5		10		10		ns

WRITE CYCLE


Parameter	Symbol	KM62256BL-7 KM62256BL-7L		KM62256BL-8 KM62256BL-8L		KM62256BL-10 KM62256BL-10L		KM62256BL-12 KM62256BL-12L		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	70		85		100		120		ns
Chip Select to End of Write	t _{CW}	60		75		80		85		ns
Address Valid to End of Write	t _{AW}	60		75		80		85		ns
Address Set-up Time	t _{AS}	0		0		0		0		ns
Write Pulse Width	t _{WP}	50		60		60		70		ns
Write Recovery Time	t _{WR}	0		0		0		0		ns
Write to Output High-Z	t _{WHZ}	0	25	0	30	0	30	0	40	ns
Data to Write Time Overlap	t _{DW}	30		40		40		50		ns
Data Hold from Write Time	t _{DH}	0		0		0		0		ns
End Write to Output Low-Z	t _{OW}	5		5		5		5		ns

2


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)


($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



TIMING WAVEFORM OF READ CYCLE (2)


 $(\overline{WE} = V_{IH})$ (Note 1, 2, 3, 4)

TIMING WAVEFORM OF WRITE CYCLE (3)

 $(\overline{OE} \text{ Clocked})$ (Note 5, 6, 7, 8)

TIMING WAVEFORM OF WRITE CYCLE (4)

(OE Low Fixed) (Note 5, 6, 7, 8, 9)

**Notes**

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to the V_{OH} or V_{OL} level.
2. At any given temperature and voltage condition t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.
3. \overline{WE} is high for read cycle.
4. Address valid prior to or coincident with \overline{CS} transition Low.
5. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and \overline{WE} .
6. During this period, I/O pins are in the output state. The input signals out of phase must not applied.
7. \overline{CS} or \overline{WE} must be high during address transition state.
8. If \overline{OE} is high, I/O pins remain in a high-impedance state.
9. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).

FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	V _{CC} Current
H	X*	X	Power Down	High-Z	I _{SB} , I _{SB1}
L	H	H	Output Disable	High-Z	I _{CC}
L	H	L	Read	D _{OUT}	I _{CC}
L	L	X	Write	D _{IN}	I _{CC}

* X means Don't Care.

DATA RETENTION CHARACTERISTICS (T_A = 0 to 70°C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
V _{CC} for Data Retention	V _{DR}	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		5.5	V
Data Retention Current	I _{DR}	$V_{CC} = 3.0V$ $\overline{CS} \geq V_{CC} - 0.2V$	L	1	50*	μA
			L-L	0.5	10**	μA
Data Retention Set-up Time	t _{SDR}	See Data Retention Waveforms (below)	0			ns
Recovery Time	t _{RDR}		t _{RC} ***			ns

* 20μA (Max.) at 0°C ~ 40°C

** 3μA (Max.) at 0°C ~ 40°C

*** t_{RC}: Read Cycle Time

DATA RETENTION WAVEFORM (\overline{CS} Controlled)