SPI Slave Design

Design bugs

SPI bugs:

```
12
        reg [2:0] cs, ns;
       reg [9:0] PO;
wire [7:0] temp;
13
14
15
        reg SO, flag_rd = 0;
        integer state_count = 0, final_count = 0;
16
17
18
        assign temp = (tx_valid)? tx_data: temp;
19
        assign MISO = SO;
20
21
        always @(posedge clk or negedge rst_n) begin
22
            if (!rst_n)
23
                cs <= IDLE;
            else
24
25
                cs <= ns;
26
```

- 1) rst_n must be Async.
- 2) When reset is asserted the flags and counters must flush and data_out signals must also zeros.

Handling:

Current state bugs:

Handle:

```
if (state_count<10 )begin
    P0 = {P0[8:0] , MOSI} ;
    state_count = state_count + 1 ;
    rx_valid = 0 ;</pre>
                                                                         end (PO[9:8]==2'b10 && state_count==10)begin rx_valid = 1; flag_rd = 1;
                                                                        end else rx_valid = 0; end //
                                93
944
95
96
97
98
99
100
101
102
103
104
105
106
107
118
111
112
113
114
115
116
117
118
119
120
121
121
122
123
124
125
                                                                       READ_DATA: begin // done
                                                                         if (Act_input_output == 0)begin
    if (state_count(9) begin
    if 0 = {Po[S:0], MoSI};
    state_count = state_count + 1;
    rx_valid = 0;
end
                                                                                 end
else begin
PO = {PO[8:0] , MOSI};
state_count = state_count + 1;
rx_valid = 0;
end
                                                                                if (PO[9:8]==2'b11 && state_count== 10 )begin
    rx_valid = 1 ;
    Act_input_output = 1;
    flag_rd = 0;
end
                                                                        end
end
else begin
state_count = state_count + 1;
rv valid = 0;
rv es state_count == 1
                                                                                 state_count = oscal___
rx_valid = 0;
if (tx_valid && state_count == 12 )begin
    temp = tx_data;
                                                                                temp = tx_ous ,
end
if (state_count >= 12 && final_count <= 7)begin
SO = temp [7 - final_count ];
nx_valid =0;
final_count = final_count + 1;</pre>
                                                                        default: begin
  rx_valid = 0;
  PO = 0;
                                126
127
128
129
130
131
132
133
134
135
136
                                                                             state_count = 0 ;
final_count = 0 ;
                                                                             Act_input_output = 0;
Bugs flag of read operation:
                                                       always @(MOSI, SS_n, cs) begin case (cs)
                                53
54
55
                                 56
57
58
                                                                             if (SS_n)
                                                                             ns = IDLE;
else
                                 59
60
                                                                              ns = CHK_CMD;
CHK_CMD:
                                                                           61
62
                                 64
65
                              67
                                68
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
                                                                                      else
ns = READ_DATA;
                                                                       e.
end
WRITE:
if (SS_n)
ns = IDLE;
                                                                            else
ns = WRITE;
READ_ADD:
                                                                           READ_ADD:
if (SS_n)
    ns = IDLE;
else begin
    ns = READ_ADD; flag_rd = 1;
end
    READ_DATA:
if (SS_n)
                                                                           rt (SS_n)

ns = IDLE;
else begin

ns = READ_DATA; flag_rd = 0;
end
                                 85
86
                                 87
88
                                                                                 default: ns = IDLE;
                                                                   endcase
                                 92
93
```

Handle:

The value of the flag changed in current state (reading data or address) block not here.

```
138
            always @(*) begin
140
                 case (cs)
141
                          if (SS_n)
                              ns = IDLE;
143
                     ns = CHK_CMD;
                          else
146
                          if (SS_n)
                          ns = IDLE;
else begin//SS_n = 0
if (MOSI==0) //MOSI = 0
148
149
                               ns = WRITE;
else begin //MOSI = 1
if (!flag_rd) //flag_rd = 0
                                  ns = READ_ADD;
else //flag_rd =
154
158
                          end
                     WRITE:
                         if (SS_n)
160
                              ns = IDLE;
                              ns = WRITE;
164
                     READ_ADD:
                         if (SS_n)
                               ns = IDLE;
166
                          else begin
                           ns = READ_ADD;
                          ... - KEAD_ADD;
// flag_rd = 1;
end
                     READ_DATA:
                        if (SS_n)
                              ns = IDLE;
                         ns = IDLE;
else begin
ns = READ_DATA;
// #3 -
174
                               // flag_rd = 0;
                          end
178
                      default: ns = IDLE;
180
                 endcase
```

```
Design
           module SPI_Slave #(IDLE=0 ,CHK_CMD = 1,WRITE = 2,READ_ADD = 3,READ_DATA =
code
           4)(interface_SPI.DUT_Design inst_interface );
               logic MOSI, SS_n, clk, rst_n, tx_valid;
               logic [7:0] tx_data;
               logic MISO;
               logic rx_valid;
               logic [9:0] rx_data;
               assign clk = inst_interface.clk;
               assign rst_n=inst_interface.rst_n;
               assign SS_n =inst_interface.SS_n;
               assign MOSI =inst_interface.MOSI;
               always@(*)begin
                   tx_valid=inst_interface.tx_valid;
                   tx_data =inst_interface.tx_data;
                   inst_interface.MISO = MISO;
                   inst_interface.rx_valid =rx_valid;
```

```
inst_interface.rx_data =rx_data;
    end
    reg [2:0] cs, ns;//current state and next state
    reg [9:0] PO;
    reg [7:0] temp;
    reg SO, flag_rd;
    integer state_count = 0, final_count = 0;
    reg Act_input_output;
    assign MISO = SO; // output of reading
    assign rx_data = PO ;
// state Memory
    always @(posedge clk ) begin //bug : reset must be syncrouns not Async
        if (!rst_n)begin
            cs <= IDLE;
            flag_rd<=0;</pre>
            final_count <=32'hFFFF_FFFF;</pre>
            state_count <=32'hFFFF_FFFF;</pre>
            temp <= 0;
        end
        else
            cs <= ns;
    end
    always @ (cs)begin
        if (cs == IDLE)begin
            rx_valid = 0;
            PO = 0;
            state_count = 0;
            final_count = 0;
            SO = 0;
            Act_input_output = 0;
        end
    end
    always @(posedge clk) begin//* bug
        case (cs)
              IDLE : begin
                rx_valid = 0;
                PO = 0;
                state_count = 0;
                final_count = 0;
                SO = 0;
                Act_input_output = 0;
```

```
end
WRITE: begin //done
  if (state_count < 10 )begin //0 ,</pre>
      PO = \{PO[8:0], MOSI\};
      state_count = state_count + 1;
      if (PO[9] ==1'b0 && state_count ==10)begin
          rx_valid = 1;
      end
      else
          rx_valid = 0;
  end
  else
      rx_valid = 0;
READ_ADD: begin // done
  if (state_count<10 )begin</pre>
      PO = \{PO[8:0], MOSI\};
      state_count = state_count + 1;
      rx_valid = 0;
  end
  if (PO[9:8]==2'b10 && state_count==10)begin
      rx_valid = 1;
      flag_rd = 1;
  end
  else
      rx_valid = 0;
           end
READ_DATA: begin // done
  if (Act_input_output == 0)begin
      if (state_count<9 )begin</pre>
          PO = \{PO[8:0], MOSI\};
          state_count = state_count + 1 ;
          rx_valid = 0;
      end
      else begin
           PO = \{PO[8:0], MOSI\};
          state_count = state_count + 1 ;
          rx_valid = 0;
      end
      if (P0[9:8]==2'b11 && state_count== 10 )begin
```

```
rx_valid = 1;
                    Act_input_output = 1;
                    flag_rd = 0;
                end
            end
            else begin
                state_count = state_count + 1;
                rx_valid = 0;
                if (tx_valid && state_count == 12 )begin
                    temp = tx_data ;
                end
                if (state_count >= 12 && final_count <= 7)begin</pre>
                    SO = temp [7 - final_count ];
                    rx_valid =0;
                    final_count = final_count + 1 ;
                end
            end
                    end
          default: begin
            rx_valid = 0;
            PO = 0;
            state_count = 0;
            final_count = 0;
            SO = 0;
            Act_input_output = 0;
               end
           endcase
end
always @(*) begin
    case (cs)
        IDLE:
            if (SS_n)
                ns = IDLE;
            else
                ns = CHK\_CMD;
        CHK_CMD:
            if (SS_n)
                ns = IDLE;
            else begin//SS_n = 0
                if (MOSI==0) //MOSI = 0
                    ns = WRITE;
                else begin //MOSI = 1
```

```
if (!flag_rd) //flag_rd = 0
                                      ns = READ_ADD;
                                  else //flag_rd = 1
                                      ns = READ_DATA;
                              end
                          end
                      WRITE:
                          if (SS_n)
                              ns = IDLE;
                          else
                              ns = WRITE;
                      READ ADD:
                          if (SS_n)
                              ns = IDLE;
                          else begin
                              ns = READ_ADD;
                              // flag_rd = 1;
                          end
                      READ DATA:
                          if (SS_n)
                              ns = IDLE;
                          else begin
                              ns = READ_DATA;
                              // flag_rd = 0;
                          end
                      default: ns = IDLE;
                  endcase
              end
           endmodule
Golden
           module SPI_Golden #(IDLE=0 ,CHK_CMD = 1,WRITE = 2,READ_ADD = 3,READ_DATA =
model
           4)(interface_SPI.GOLDEN_REF inst_interface );
 code
           logic clk, rst_n, SS_n, MOSI, tx_valid;
           logic [7:0] tx_data , temp;
           logic MISO_expected , rx_valid_expected;
           logic [9:0] rx_data_expected;
           assign clk = inst_interface.clk;
           assign rst_n=inst_interface.rst_n;
```

```
assign SS_n =inst_interface.SS_n;
assign MOSI =inst_interface.MOSI;
always@(*)begin
     tx_valid=inst_interface.tx_valid;
     tx_data =inst_interface.tx_data;
     inst_interface.MISO_expected=MISO_expected;
     inst_interface.rx_valid_expected =rx_valid_expected;
     inst_interface.rx_data_expected =rx_data_expected;
end
(* fsm encoding="sequential" *)
reg [2:0] cs, ns;// current state
reg address recieved;
integer counter_sp;
integer counter_ps;
always@(cs)begin
    if (cs == IDLE)
        rx_data_expected <= 0;</pre>
        rx_valid_expected <= 0;</pre>
        MISO expected <= 0;
        counter_sp <= 0;</pre>
        counter_ps <= 8;</pre>
end
//State memory
always @(posedge clk) begin
    if (~rst_n) begin
        // reset
        cs <= IDLE;
    end
    else begin
        cs <= ns;
    end
end
//Next state logic
always @(*) begin
    case(cs)
        IDLE:
            if (SS n) begin
                 ns = IDLE;
            end
```

```
else begin
                ns = CHK\_CMD;
            end
        READ ADD:
            if (SS_n) begin
                ns = IDLE;
            end
            else begin
                ns = READ_ADD;
                // address_recieved = 1;// i received the address
            end
        CHK_CMD:
            if (SS_n) begin
                ns = IDLE;
            end
            else if (MOSI) begin
                if (address_recieved == 1) begin
                    ns = READ_DATA;
                end
                else begin
                    ns = READ_ADD;
                end
            end
            else begin
                ns = WRITE;
            end
        WRITE:
            if (SS_n) begin
                ns = IDLE;
            end
            else begin
                ns = WRITE;
            end
        READ_DATA:
            if (SS_n) begin
                ns = IDLE;
            end
            else begin
                ns = READ_DATA;
                // address_recieved = 0;
            end
        default: ns = IDLE;
   endcase
end
```

```
//Output logic
always @(posedge clk) begin
    if (~rst_n) begin
        // reset
        rx_data_expected <= 0;</pre>
        rx_valid_expected <= 0;</pre>
        MISO_expected <= 0;
        counter_sp <= 0;</pre>
        counter_ps <= 8;</pre>
        address_recieved <= 0;</pre>
        temp <= 0 ;
    end
    else begin
        case(cs)
            WRITE: begin
                 if (counter_sp<10) begin</pre>
                     rx_data_expected = {rx_data_expected,MOSI};//shifting
                     counter_sp = counter_sp + 1;
                     rx_valid_expected = 0;
                 end
                 if (counter_sp==10 && rx_data_expected[9]==1'b0) begin
                     rx_valid_expected <= 1;</pre>
                 end
            end
            READ_ADD: begin
                 if (counter_sp<10) begin</pre>
                     rx_data_expected = {rx_data_expected,MOSI};
                     counter_sp = counter_sp + 1;
                 end
                 if (counter_sp==10 && rx_data_expected[9:8]==2'b10) begin
                     rx_valid_expected = 1;
                     address_recieved = 1;
                 end
            end
            READ_DATA: begin
                 if (counter_sp <11 )begin</pre>
                     if (counter_sp<10) begin</pre>
                         rx_data_expected = {rx_data_expected,MOSI};
                         counter_sp = counter_sp + 1;
                         rx_valid_expected = 0 ;
                     end
                     if (counter_sp == 10 && rx_data_expected[9:8]==2'b11)begin
                         rx_valid_expected = 1;
```

```
counter_sp = counter_sp + 1;
                                   address_recieved = 0;
                               end
                           end
                          else begin
                               counter_sp = counter_sp + 1;
                               rx_valid_expected = 0;
                               if (tx_valid && counter_sp == 13 )begin
                                   temp = tx_data ;
                               end
                               if (counter_sp >= 13 && counter_ps > 0)begin
                                   MISO_expected = temp [counter_ps - 1];
                                   rx_valid_expected =0;
                                   counter_ps = counter_ps - 1;
                                end
                           end
                           end
                   endcase
               end
           end
           endmodule
Top code
           module top();
               bit clk;
               always #10 clk=~clk;
               interface_SPI inst_interface(clk);
               SPI_Slave DUT_Design (inst_interface);
               // SPI_Wrapper DUT_Wrapper (inst_interface);
               SPI_Golden GOLDEN_REF (inst_interface);
               tb_SPI_slave TESTBENCH (inst_interface);
           endmodule
Interface
           interface interface_SPI (clk);
  code
               input bit clk;
               parameter IDLE = 0;
               parameter CHK_CMD = 1;
               parameter WRITE = 2;
               parameter READ_ADD = 3;
               parameter READ_DATA = 4;
               logic MOSI, SS_n, rst_n, tx_valid;
               logic [7:0] tx_data;
               logic MISO,MISO_expected;
               logic rx_valid , rx_valid_expected;
```

```
logic [9:0] rx_data , rx_data_expected;
              modport DUT_Design (input clk, rst_n, SS_n, MOSI, tx_valid ,tx_data,
                                  output MISO, rx_valid , rx_data);
              modport TESTBENCH (input clk, MISO , rx_valid , rx_data,
                                  MISO_expected , rx_valid_expected ,
           rx_data_expected,
                                 output rst_n, SS_n, MOSI, tx_valid ,tx_data );
              modport GOLDEN_REF(input clk, rst_n, SS_n, MOSI, tx_valid ,tx_data,
                                  output MISO_expected , rx_valid_expected ,
           rx_data_expected );
           endinterface
Packages
          package SPI_slave_package;
 code
              class SPI class;
              logic clk;
              logic SS n;
              logic MOSI;
              logic MISO;
              logic rx valid;
              logic [9:0] rx_data;
              logic [1:0] opcode ;
              logic [7:0] tx_data , data ,address , Din ;
              logic [10:0] data_reg; // Register to store parallel data
              logic [10:0] expected add, expected Data;
              logic [7:0] parallel_data [0 : 255];
              logic [7:0] parallel address[0 : 255];
              logic [7:0] Queue [$];
              integer shift_data=0 ,shift_address =0;
              integer i =0;
              logic rst n;
              logic tx_valid;
          function void Set_tx_valid(logic select);
                  tx_valid =select;
                  tx_data =parallel_data[i];
           endfunction
```

```
function void Set_value();
    if (SS n==0 && rst n==1)begin
        case (opcode)
        2'b00: expected add = {expected add[9:0],MOSI};
        2'b01: expected_Data = {expected_Data[9:0],MOSI};
        2'b10: expected_add = {expected_add[9:0],MOSI};
        2'b11: expected Data = {expected Data[9:0],MOSI};
        endcase // opcode
    end
endfunction
function void Data out();
    data = {data,MISO};
endfunction
function void Get_information();
    for (int i = 0; i < 256; i++) begin
        Queue.push_front(i);
    end
    Queue.shuffle();
    for (int i = 0; i < 256; i++) begin
        parallel address[i]=Queue.pop front();
    end
    for (int i = 255; i >= 0; i--) begin
        Queue.push_front(i);
    end
    Queue.shuffle();
    for (int i = 0; i < 256; i++) begin
        parallel data[i]=Queue.pop front();
    end
endfunction
function void ParallelToSerial();
    if (SS n==0 \&\& rst n==1)begin//*
        // data_reg = {data_reg[9:0], 1'b0}; // Shift left
        // expected add = {expected add[9:0],MOSI};
        if (opcode==2'b00 || opcode ==2'b10)begin//*
            // Load parallel data into the data register on the rising edge
of the clock
            if (shift_address == 5'b0) begin//*
                data reg = {opcode[1],opcode,parallel address[i]};
                address = parallel_address[i];
            end//*
            // Shift out data serially
            if (shift_address < 11) begin//*</pre>
```

```
MOSI = data_reg[10];
                 // expected_add = {expected_add[9:0],MOSI};
                data_reg = {data_reg[9:0], 1'b0}; // Shift left
                shift_address = shift_address + 1'b1;
                if (shift_address == 11)
                    shift_address = 0;
            end //*
        end//*
        else if (opcode==2'b01 || opcode==2'b11) begin
            if (shift_data== 5'b0)begin
                data_reg = {opcode[1],opcode,parallel_data[i]};
                Din = parallel_data[i] ;
            end
            if (shift_data < 11) begin</pre>
                MOSI = data_reg[10];
                data_reg = {data_reg[9:0], 1'b0}; // Shift left
                // expected_Data = {expected_Data[9:0],MOSI};
                shift_data = shift_data + 1'b1;
                if (shift_data == 11)
                    shift_data = 0;
            end
            // if (opcode==2'b11 && shift ==0)
            //
                   i++;
        end
    end
    else
        MOSI = 1;
endfunction
function void select_SS(logic selet);
        SS n=selet;
    endfunction
function void opcode 0(logic[1:0] state);
    opcode =state;
    if (rst n==0)
        opcode=2'b00;
    else if (opcode==2'b00)
        opcode=2'b01;
    else if (opcode==2'b01)
        opcode=2'b10;
    else if (opcode==2'b10)
        opcode=2'b11;
    else if (opcode==2'b11)
        opcode=2'b00;
```

```
endfunction
function void opcode_1(logic[1:0] state);
opcode =state;
    if (rst_n==0)//00->11->01->10
        opcode=2'b00;
    else if (opcode==2'b00)
       opcode=2'b11;
    else if (opcode==2'b11)
       opcode=2'b01;
    else if (opcode==2'b01)
        opcode=2'b10;
    else if (opcode==2'b10)
        opcode=2'b00;
    else
        opcode=2'b00;
endfunction
function void writing(logic[1:0] state);
opcode =state;
if (rst_n==0)
       opcode=2'b00;
    else if (opcode==2'b00)
       opcode=2'b01;
    else if (opcode==2'b01)
        opcode=2'b00;
    else
        opcode=2'b00;
endfunction
function void Reading(logic[1:0] state);
opcode =state;
if (rst_n==0)
        opcode=2'b00;
    else if (opcode==2'b11)
        opcode=2'b10;
    else if (opcode==2'b10)
        opcode=2'b11;
    else
        opcode=2'b10;
endfunction
```

```
function void Increment_array();
    i=(i+1)\%255;
    shift_address = 0 ;
    shift data
                = 0;
endfunction
covergroup SPI_Slave_cover@(posedge clk);
    reset: coverpoint rst_n{
        bins reset asserted ={0};
        bins reset_disable ={1};
    Address : coverpoint address ;
    Data: coverpoint Din;
    Opcode: coverpoint opcode {
        bins writing_complete = (2'b00 => 2'b01);
        bins invalid_0 = (2'b00 \Rightarrow 2'b11);
        bins invalid_1 = (2'b11 \Rightarrow 2'b01);
        bins invalid 2 = (2'b01 \Rightarrow 2'b10);
        bins invalid 3 = (2'b10 \Rightarrow 2'b00);
        bins repeat_writing = (2'b01 => 2'b00);
        bins repeat_reading = (2'b11 => 2'b10);
        bins writing add = \{2'b00\};
        bins writing_data = {2'b01};
        bins reading_complete = (2'b10 => 2'b11);
        bins reading_add = {2'b10};
        bins reading data = {2'b11};
        }
    Valid_sending: coverpoint rx_valid{
        bins sending asserted ={1};
        bins sending_disable ={0};
    Valid_receiving : coverpoint tx_valid{
        bins receiving_asserted ={1};
        bins receiving disable ={0};
    Data out : coverpoint data ;
    Valid_sending_add_Cross : cross Address ,Valid_sending ;
    Valid sending data Cross: cross Data, Valid sending;
    Receiving_Cross : cross Opcode , Valid_sending {
        ignore_bins ignore_1 = binsof (Valid_sending.sending_asserted) &&
binsof (Opcode.reading data);
        ignore_bins ignore_2 = binsof (Valid_sending.sending_asserted) &&
binsof (Opcode.invalid_0);
        ignore bins ignore 3 = binsof (Valid sending.sending asserted) &&
binsof (Opcode.invalid 1);
```

```
ignore_bins ignore_4 = binsof (Valid_sending_sending_asserted) &&
           binsof (Opcode.invalid_2);
                    ignore_bins ignore_5 = binsof (Valid_sending.sending_asserted) &&
           binsof (Opcode.invalid 3);
                    ignore_bins ignore_6 = binsof (Valid_sending.sending_asserted) &&
           binsof (Opcode.reading_complete);
                    ignore_bins ignore_7 = binsof (Valid_sending.sending_asserted) &&
           binsof (Opcode.writing_complete);
                    ignore_bins ignore_8 = binsof (Valid_sending_sending_asserted) &&
           binsof (Opcode.repeat_writing);
                    ignore_bins ignore_9 = binsof (Valid_sending_sending_asserted) &&
           binsof (Opcode.repeat_reading);
                sending Cross : cross Opcode , Valid receiving ;
           endgroup
           SPI_Slave_cover =new();
                endclass
           endpackage
Assertion
           module RAM Assertion sva (interface RAM.ASSERTION inst interface );
 Code
               bit clk;
               logic rst n
               logic [9:0] din ;
               logic rx_valid ;
               logic [7:0] dout, dout_expect;
               logic tx_valid ,tx_valid_expect ;
               logic [1:0] opcode;
               assign clk
                            = inst_interface.clk;
               assign rst_n = inst_interface.rst_n;
               assign rx_valid = inst_interface.rx_valid;
               assign din
                             = inst interface.din;
               assign dout expect
                                   = inst_interface.dout_expect;
               assign tx_valid_expect = inst_interface.tx_valid_expect ;
                             = inst_interface.dout;
               assign dout
               assign tx_valid = inst_interface.tx_valid ;
               assign opcode = din[9:8];
               property DATA OUT;
               @(posedge clk) disable iff (~rst n )
                (opcode == 2'b00) |=> (opcode == 2'b01) |=> (opcode == 2'b10) |=> (opcode ==
           2'b11) |=> (dout == dout expect) |-> (tx valid == tx valid expect);
               endproperty
```

```
property RESET;
               @(posedge clk)
                (rst_n==0) |=> (dout==0) |->(tx_valid==0);
               endproperty
                property ENABLE ;
               @(posedge clk) disable iff (~rst n)
                (rx_valid==0) |=> ($past(dout)==dout);
               endproperty
                   DATA_OUT_Assertion: assert property (DATA_OUT) else $display("DATA_OUT fail");
                   RESET_Assertion : assert property (RESET) else $display("RESET fail
                                                                                       ");
                   ENABLE_Assertion : assert property (ENABLE) else $display("ENABLE fail ");
                   DATA_OUT_Cover: cover property (DATA_OUT) $display("DATA_OUT pass");
                   RESET Cover : cover property (RESET) $display("RESET pass
                   ENABLE_Cover : cover property (ENABLE) $display("ENABLE pass ");
               endmodule
Testbench
            import SPI_slave_package::*;
  code
            module tb_SPI_slave (interface_SPI.TESTBENCH inst_interface );
                SPI class SPI ports =new();
                logic MOSI, SS n, clk, rst n, tx valid;
                logic [7:0] tx_data ;
                logic MISO , MISO_expected ;
                logic rx_valid, rx_valid_expected;
                logic [9:0] rx data,rx data expected,data;
                logic [1:0] state;
                assign clk =inst interface.clk;
                assign MISO=inst_interface.MISO;
                assign MISO expected=inst interface.MISO expected;
                assign rx valid=inst interface.rx valid;
                assign rx valid expected=inst interface.rx valid expected;
                assign rx data expected=inst interface.rx data expected;
                assign rx_data=inst_interface.rx_data;
                assign inst_interface.MOSI=MOSI;
                assign inst interface.SS n=SS n;
                assign inst interface.tx valid=tx valid;
                assign inst_interface.tx_data=tx_data;
                assign inst interface.rst n=rst n;
                integer correct_counts=0;
                integer error counts =0;
```

```
logic repeater;
    // SPI_Slave DUT (.*);
    // SPI_Golden DUT_Golden (.*);
    always@(clk)begin
        SPI_ports.clk=clk;
    end
task instantiate();
          = SPI_ports.SS_n
    SS_n
    tx_data = SPI_ports.tx_data ;
    tx_valid= SPI_ports.tx_valid;
    rst n = SPI ports.rst n
    SPI_ports.ParallelToSerial();
           =SPI_ports.MOSI;
    MOSI
endtask
task reset_Asserted();
    SPI_ports.rst_n = 0 ;
    SPI_ports.select_SS(1);
    instantiate();
    SPI_ports.opcode_0(state);
    reset_check();
    SPI ports.rst n = 1;
    rst_n = SPI_ports.rst_n;
endtask
task reset_check();
    @(negedge clk)begin
        if (rx_data==0 && rx_data_expected==0)begin
            if (rx_valid==0 && rx_valid_expected==0)
                if (MISO==0 && MISO expected==0)begin
                    correct_counts++;
                end
                else begin
                    error counts++;
                    $display("%0t ns , there is an error : MISO = %0d and
MISO_expected = %0d ",$time(),MISO,MISO_expected );
                end
            else begin
                error counts++;
```

```
$display("%0t ns , there is an error they must be zeros :
rx valid = %0d and rx valid expected = %0d
",$time(),rx_valid,rx_valid_expected );
            end
        end
        else begin
            error counts++;
            $display("%0t ns , there is an error they must be zeros :
rx data = %0d and rx data expected = %0d
",$time(),rx_data,rx_data_expected );
        end
    end
endtask
task delay cycle();
    @(negedge clk) repeater++;
endtask
task delay_10cycles();
    repeat(11)begin
        instantiate();
        @(negedge clk) begin
            SPI ports.Set value();
        end
    end
    if (state[0]==0)
        data =SPI_ports.expected_add[9:0];
    else
        data=SPI ports.expected Data[9:0];
    if (rx_data==data && rx_data_expected==data)begin
        if (rx_valid==rx_valid_expected)
            if (MISO== MISO_expected)begin
                    correct counts++;
                end
                else begin
                    error_counts++;
                    $display("%0t ns , there is an error : MISO = %0d and
MISO_expected = %0d ",$time(),MISO,MISO_expected );
                end
        else begin
            error_counts++;
            $display("%0t ns , there is an error : rx valid = %0d and
rx_valid_expected = %0d ",$time(),rx_valid,rx_valid_expected );
```

```
end
    end
    else begin
        error counts++;
        $display("%0t ns , there is an error : rx_data = %0d and
rx_data_expected = %0d ",$time(),rx_data,rx_data_expected );
        $display("Exact_data =%0d ",data);
    end
endtask
task delay_18cycles();
    delay_10cycles();
    if (rx valid == 1 )begin
            delay_cycle();
        for(int i = 7; i >= 0; i--) begin
        @(negedge clk)begin
            if ( tx_valid == 1)begin
                if (MISO == SPI_ports.tx_data[i] && MISO_expected ==
SPI_ports.tx_data[i])begin
                    correct_counts++;
                    SPI ports.MISO =MISO;
                    SPI_ports.Data_out();
                end
                else begin
                    error counts++;
                    $display("%Ot ns , there is an error : MISO = %Od and
MISO_expected = %0d ",$time(),MISO,MISO_expected );
                    $display("Exact MISO =%0d ",SPI ports.tx data[i]);
                end
            end
            else begin
                if (MISO == MISO_expected )begin
                    correct counts++;
                    SPI_ports.MISO =MISO;
                    SPI ports.Data out();
                end
                else begin
                    error_counts++;
                    $display("%0t ns , there is an error : MISO = %0d and
MISO expected = %0d ",$time(),MISO,MISO expected );
                end
            end
        end
    end
```

```
end
    else begin
        for(int i = 7; i >= 0; i--) begin
        @(negedge clk)begin
                if (MISO == MISO_expected )begin
                    correct_counts++;
                    SPI_ports.MISO =MISO;
                    SPI_ports.Data_out();
                end
                else begin
                    error_counts++;
                    $display("%0t ns , there is an error : MISO = %0d and
MISO_expected = %0d ",$time(),MISO,MISO_expected );
                end
        end
    end
    end
endtask
always @(SPI_ports.opcode)begin
        state = SPI ports.opcode;
    end
initial begin
    SPI ports.Get information();
    #1 SPI_ports.Set_tx_valid (0);
    reset_Asserted ();//task for reset
    for (int i = 0; i < 1600; i++) begin
        SPI_ports.Set_tx_valid (1);
        reset_Asserted ();//task for reset
        SPI_ports.select_SS(1);
        instantiate();
        reset_check();
        for (int j = 0; j < 4; j++) begin
            SPI_ports.select_SS(0);//start communication
            SS n = 0;
            delay_cycle();
            if (rst_n == 0)
                reset check();
            else begin
                if (state==2'b11)
                delay 18cycles();
                else
```

```
delay_10cycles();
        end
        SPI_ports.MISO =MISO;
        SPI_ports.rx_data=rx_data;
        SPI_ports.rx_valid=rx_valid;
        SPI_ports.select_SS(1);//end communication
        instantiate();
        reset_check();
        SPI_ports.rx_data=rx_data;
        SPI_ports.rx_valid=rx_valid;
        if (i < 255)
            SPI_ports.opcode_0(state);
        else if (i==510 || i < 765 )begin
            // reset Asserted ();
            SPI_ports.opcode_1(state);
        end
        else if (i==765 || i < 1020) begin
            // reset_Asserted ();
            SPI_ports.writing(state);
        end
        else if (i==1020 || i < 1200)begin
            // reset Asserted ();
            SPI_ports.Reading(state);
        end
        else if (i==1200 || i < 1500) begin
            // reset Asserted ();
            SPI_ports.opcode_0(state);
        end
        SPI ports.SPI Slave cover.sample();
   end
   SPI_ports.Increment_array();
end
for (int i = 0; i < 1500; i++) begin
   SPI ports.Set tx valid (0);
    reset_Asserted ();//task for reset
   SPI_ports.select_SS(1);
   instantiate();
   reset_check();
   for (int j = 0; j < 4; j++) begin
        SPI_ports.select_SS(0);//start communication
        SS_n = 0;
        delay_cycle();
```

```
if (rst_n == 0)
            reset_check();
        else begin
            if (state==2'b11)
            delay_18cycles();
            else
            delay_10cycles();
        end
        SPI ports.MISO =MISO;
        SPI_ports.rx_data=rx_data;
        SPI_ports.rx_valid=rx_valid;
        SPI_ports.select_SS(1);//end communication
        instantiate();
        reset check();
        SPI_ports.rx_data=rx_data;
        SPI_ports.rx_valid=rx_valid;
        if (i < 255)
            SPI_ports.opcode_0(state);
        else if (i==510 || i < 765) begin
            // reset_Asserted ();
            SPI_ports.opcode_1(state);
        end
        else if (i==765 || i < 1020) begin
            // reset Asserted ();
            SPI_ports.writing(state);
        end
        else if (i==1020 || i < 1200)begin
            // reset_Asserted ();
            SPI ports.Reading(state);
        end
        else if (i==1200 || i < 1500) begin
            // reset_Asserted ();
            SPI_ports.opcode_0(state);
        end
    end
    SPI ports.Increment array();
    if (i==500 || i==700 || i==1000 ||i==1300)begin
        reset_Asserted ();
    end
end
SPI ports.select SS(1);//end communication
instantiate();
delay_cycle();
SPI_ports.select_SS(0);//end communication
instantiate();
```

```
delay_cycle();
                           SPI_ports.select_SS(1);//end communication
                           instantiate();
                           delay_cycle();
                           SPI_ports.select_SS(0);//end communication
                           instantiate();
                           delay_cycle();
                           $display("correct_counts =%0d and error_counts=%0d
                    ",correct_counts,error_counts );
                           $stop;
                    end
                    endmodule
                    vlib work
  Do file
                    vlog package.sv SPI SLAVE.sv testbench.sv SPI Golden.sv top.sv interface.sv +cover
                    vsim -voptargs=+acc work.top -cover
                    run -all
                    coverage save top.ucdb -du SPI_Slave -onexit
                    coverage report -detail -cvg -comments -output fcover_report.txt {}
                    vcover report top.ucdb -details -annotate -all -output Code coverage report.txt
                    Coverage Report by instance with details
   Code
                    === Instance: /\top#DUT_Design
Coverage
                    === Design Unit: work.SPI_Slave
                   Branch Coverage:
                      Enabled Coverage
                                                 Bins Hits Misses Coverage
                                             47 47 0 100.00%
                    ======Branch Details========================
                    Branch Coverage for instance /\top#DUT_Design
                     Line Item
                                     Count Source
                    File SPI_SLAVE.sv
                                    ---IF Branch-
                                   181659 Count coming in to IF
                                                      if (!rst_n)begin
                                    178554
                    Branch totals: 2 hits of 2 branches = 100.00%
                                   37204 Count coming in to IF
                     43
                          1
                                  12402
24802 All False Count
                                                      if (cs == IDLE)begin
                    Branch totals: 2 hits of 2 branches = 100.00%
                                   181151 Count coming in to CASE
                                                        IDLE : begin
WRITE: begin //done
READ_ADD: begin //done
                     56
65
                                    18607
                                    29400
                                                        READ_DATA: begin // done
                    127 1 12402
Branch totals: 5 hits of 5 branches = 100.00%
                                    --IF Branch-
                                    77660 Count coming in to IF
                                    70600
                                                                             if (state_count < 10 )begin //0,
                                    7060
                    Branch totals: 2 hits of 2 branches = 100.00%
                                    ---IF Branch-
                     70
                                    70600 Count coming in to IF
                                     7060
                                                                                        if (PO[9] ==1'b0 && state count ==10)begin
                                    63540
                    Branch totals: 2 hits of 2 branches = 100.00%
                                    ---IF Branch-
                                    43082 Count coming in to IF
```

```
82
                        38700
                                                                   if (state_count<10 )begin
                       4382 All False Count
Branch totals: 2 hits of 2 branches = 100.00%
                        ----IF Branch------43082 Count coming in to IF
  87
  87
                         5700
                                                                   if (PO[9:8]==2'b10 && state_count==10)begin
  91
                        37382
Branch totals: 2 hits of 2 branches = 100.00%
                         --IF Branch
                        29400 Count coming in to IF
14700
  96
          1
                                                                   if (Act_input_output == 0)begin
  114
                         14700
Branch totals: 2 hits of 2 branches = 100.00%
                         --IF Branch-
  97
                        14700 Count coming in to IF
13230
          1
  97
                                                                                    if (state_count<9)begin
  102
                         1470
                                                                     else begin
Branch totals: 2 hits of 2 branches = 100.00%
                        ---IF Branch-
                      14700 Count coming in to IF
1470
13230 All False Count
  108
108
           1
                                                                     if (PO[9:8]==2'b11 && state_count== 10 )begin
Branch totals: 2 hits of 2 branches = 100.00%
                         --IF Branch-
117 14700 Count coming in to IF

117 1 735

13965 All False Count

Branch totals: 2 hits of 2 branches = 100.00%
                                                                                   if (tx_valid && state_count == 12 )begin
                         -IF Branch-
                        14700 Count coming in to IF
                       11760
2940 All False Count
                                                                                                    if (state_count >= 12 && final_count <= 7)begin
Branch totals: 2 hits of 2 branches = 100.00%
                          -CASE Branch-
                        130332 Count coming in to CASE
  142
147
160
                                                                     IDLE:
CHK_CMD:
WRITE:
                         26184
19463
                         45464
                                                                     READ_ADD:
READ_DATA:
  165
172
                         28915
10305
                                                   default: ns = IDLE;
  180
Branch totals: 6 hits of 6 branches = 100.00%
                         ---IF Branch--
  143
                        26184 Count coming in to IF
  143
145
                         13782
                                                                                      if (SS_n)
                         12402
                                                                                      else
Branch totals: 2 hits of 2 branches = 100.00%
                         --IF Branch--
  148
                        19463 Count coming in to IF
          1
                                                                     if (SS_n)
  150
                                                                                      else begin//SS_n = 0
Branch totals: 2 hits of 2 branches = 100.00%
  151
                        19462 Count coming in to IF
          1
                         7062
12400
  151
                                                                       if (MOSI==0) //MOSI = 0
  153
                                                                                        else begin //MOSI = 1
Branch totals: 2 hits of 2 branches = 100.00%
                        12400 Count coming in to IF
10930
  154
                                                                                                        if (!flag_rd) //flag_rd = 0
           1
  154
156 1 1470
Branch totals: 2 hits of 2 branches = 100.00%
                                                                                        else //flag_rd = 1
                         --IF Branch-
                        45464 Count coming in to IF
                                                                     if (SS n)
  161
                         7060
  163
                         38404
                                                                                      else
Branch totals: 2 hits of 2 branches = 100.00%
                        ---IF Branch-
                        28915 Count coming in to IF
  166
                                                                     if (SS n)
                         3870
  168
                         25045
                                                                                      else begin
Branch totals: 2 hits of 2 branches = 100.00%
                         ---IF Branch-
                        10305 Count coming in to IF
1470
  173
                                                                     if (SS_n)
  175
                         8835
                                                                     else begin
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
                                          Bins Covered Misses Coverage
   Enabled Coverage
                                  14 11 3 78.57%
```

```
Condition Coverage for instance /\top#DUT_Design --
File SPI_SLAVE.sv
-----Focused Condition View-
Line 43 Item 1 (cs == 0)
Condition totals: 1 of 1 input term covered = 100.00%
 Input Term Covered Reason for no coverage Hint
 (cs == 0)
  Rows: Hits FEC Target Non-masking condition(s)
             -Focused Condition View
Line 67 Item 1 (state_count < 10)
Condition totals: 1 of 1 input term covered = 100.00%
     Input Term Covered Reason for no coverage Hint
 (state_count < 10) Y
  Rows: Hits FEC Target
                                    Non-masking condition(s)
Row 1: 1 (state_count < 10)_0 -
Row 2: 1 (state_count < 10)_1 -
             -Focused Condition View-
Line 70 Item 1 (~PO[9] && (state_count == 10))
Condition totals: 1 of 2 input terms covered = 50.00%
      Input Term Covered Reason for no coverage Hint
PO[9] N '_1' not hit
(state_count == 10) Y
  Rows: Hits FEC Target Non-masking condition(s)
Row 1: 1 PO[9]_0 (state_count == 10)
Row 2: ***0*** PO[9]_1 -
Row 3: 1 (state_count == 10)_0 ~PO[9]
Row 4: 1 (state_count == 10)_1 ~PO[9]
             -Focused Condition View
Line 82 Item 1 (state_count < 10)
Condition totals: 1 of 1 input term covered = 100.00%
     Input Term Covered Reason for no coverage Hint
  Rows: Hits FEC Target
                                  Non-masking condition(s)
Row 1: 1 (state_count < 10)_0 -
Row 2: 1 (state_count < 10)_1 -
Input Term Covered Reason for no coverage Hint
(PO[9:8] == 2) Y (state_count == 10) N '_0' not hit Hit '_0'
  Rows: Hits FEC Target
                                     Non-masking condition(s)
Row 1: 1 (PO[9:8] == 2)_0 - (State_count == 10) Row 3: 1 (PO[9:8] == 2)_1 (State_count == 10) Row 4: 1 (State_count == 10)_1 (PO[9:8] == 2) Row 4: 1 (State_count == 10)_1 (PO[9:8] == 2)
            --Focused Condition View-
Line 97 Item 1 (state_count < 9)
Condition totals: 1 of 1 input term covered = 100.00%
    Input Term Covered Reason for no coverage Hint
 (state_count < 9)
  Rows: Hits FEC Target
                                   Non-masking condition(s)
Row 1: 1 (state_count < 9)_0 -
Row 2: 1 (state_count < 9)_1 -
             -Focused Condition View-
Line 108 Item 1 ((PO[9:8] == 3) && (state_count == 10))
Condition totals: 1 of 2 input terms covered = 50.00%
      Input Term Covered Reason for no coverage Hint
(PO[9:8] == 3) Y (state_count == 10) N '_0' not hit Hit '_0'
  Rows: Hits FEC Target
                                   Non-masking condition(s)
--Focused Condition View-
Line 117 Item 1 (tx_valid && (state_count == 12))
```

```
Condition totals: 2 of 2 input terms covered = 100.00%
     Input Term Covered Reason for no coverage Hint
tx_valid Y
(state_count == 12) Y
  Rows: Hits FEC Target
                            Non-masking condition(s)
 Row 1: 1 tx_valid_0 - Row 2: 1 tx_valid_1 (state_count == 12) Row 3: 1 (state_count == 12)_0 tx_valid Row 4: 1 (state_count == 12)_1 tx_valid
Condition totals: 2 of 2 input terms covered = 100.00%
     Input Term Covered Reason for no coverage Hint
 (state_count >= 12) Y
(final_count <= 7) Y
  Rows: Hits FEC Target Non-masking condition(s)
 Row 1: 1 (state_count >= 12)_0 -
Row 2: 1 (state_count >= 12)_1 (final_count <= 7)
Row 3: 1 (final_count <= 7)_0 (state_count >= 12)
          1 (final_count <= 7)_1 (state_count >= 12)
 Row 4:
FSM Coverage:
  Enabled Coverage Bins Hits Misses Coverage
  FSM States
                                5 5 0 100.00%
  FSM Transitions
                                      8 8 0 100.00%
======FSM Details==================
FSM Coverage for instance /\top#DUT_Design --
FSM_ID: cs
 Current State Object : cs
 State Value MapInfo :
Line
          IDLE 1
142
                       0
        CHK_CMD
READ_DATA
147
172
165
       READ_ADD
160
           WRITE
                        2
  Covered States :
         State Hit_count
         IDLE
                    18607
                     12402
29400
       CHK_CMD
READ_DATA
        READ ADD
                         43590
         WRITE
                     77660
 Covered Transitions :
Line
         Trans_ID
                     Hit_count
                                  Transition
                    12402 IDLE > CHK_CMD
1470 CHK_CMD > READ_ADD
3870 CHK_CMD > READ_ADD
7060 CHK_CMD > NWITE
1 CHK_CMD > IDLE
1470 READ_ADTA > IDLE
7060 WRITE > IDLE
           0
146
157
155
152
149
174
167
162
                    Bins Hits Misses Coverage
 Summary
                   5 5 0 100.00%
8 8 0 100.00%
    FSM Transitions
Statement Coverage:
  Enabled Coverage Bins Hits Misses Coverage
                                77 77 0 100.00%
  Statements
        -----Statement Details-----
Statement Coverage for instance /\top#DUT_Design --
  Line Item
                       Count Source
 File SPI_SLAVE.sv
                          module \ SPI\_Slave \ \#(IDLE=0\ , CHK\_CMD=1\ , WRITE=2\ , READ\_ADD=3\ , READ\_DATA=4) (interface\_SPI.DUT\_Design\ inst\_interface\ );
                               logic MOSI, SS_n, clk, rst_n, tx_valid;
                               logic [7:0] tx_data;
logic MISO;
                               logic rx valid;
                               logic [9:0] rx_data;
```

```
reg [2:0] cs. ns://current state and next state
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
                                             reg [7:0] temp;
                                             reg SO, flag_rd;
integer state_count = 0, final_count = 0;
reg Act_input_output;
                                              assign clk = inst_interface.clk;
assign rst_n=inst_interface.rst_n;
                                377599
                                 6201
                                              assign SS_n =inst_interface.SS_n;
assign MOSI =inst_interface.MOSI;
always@(*)begin
                                24805
                                68841
136035
                                                  tx valid=inst interface.tx valid;
                                136035
                                136035
136035
                                                   tx_data =inst_interface.tx_data;
inst_interface.MISO = MISO;
                                                   inst_interface.rx_valid =rx_valid;
                                136035
                                136035
                                                  inst_interface.rx_data =rx_data;
assign MISO = SO; // output of reading assign rx_data = PO;
                                       // state Memory
                                181659
                                                                     always @(posedge clk ) begin //bug : reset must be syncrouns not Async
                                                                    if (!rst_n)begin
                                 3105
                                                                                           cs <= IDLE;
                                 3105
                                                                        flag rd<=0;
                                 3105
3105
                                                                        final_count <=32'hFFFF_FFFF;
state_count <=32'hFFFF_FFFF;
                                 3105
                                                                        temp <= 0;
                                                                     else
                                178554
              1
                                                                                              cs <= ns;
                                178554
end
37204 always @ (cs)begin
if (cs == IDLE)begin
rx
                                                                                           rx_valid = 0;
                                 12402
12402
                                                                       PO = 0;
state_count = 0;
                                                                        final_count = 0;
SO = 0;
Act_input_output = 0;
                                 12402
                                12402
12402
                                                                     end
                                181151
                                                                    always @(posedge clk) begin//* bug
              1
54
55
56
57
58
59
60
61
62
63
64
65
66
67
71
72
73
74
75
76
77
78
80
81
82
                                                                     case (cs)
                                                                                             IDLE : begin
                                 18607
18607
                                                                                           rx_valid = 0;
                                                                           PO = 0;
                                                                          state_count = 0;
final_count = 0;
SO = 0;
                                 18607
                                 18607
                                 18607
                                18607
                                                                           Act_input_output = 0;
end
                                                                          WRITE: begin //done
                                                                                                                    if (state\_count < 10) begin //0 \, , \\ PO = \{PO[8:0] \, , \, MOSI\} \, ; \\
                                 70600
                                                                                                                                            state_count = state_count + 1;
if (PO[9] ==1'b0 && state_count ==10)begin
rx_valid = 1;
                                 70600
                                 7060
                                                                                                                       end
                                                                                                                       else
                                                                                                                                            rx_valid = 0;
                                                                                                                    end
                                                                                                                     else
                                  7060
                                                                                                                                            rx_valid = 0;
                                                                          READ_ADD: begin // done
                                                                                            if (state_count<10 )begin
                                 38700
38700
                                                                                                                    PO = {PO[8:0] , MOSI};
state_count = state_count + 1;
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
                                 38700
                                                                                                                    rx_valid = 0;
                                                                                            if (PO[9:8]==2'b10 && state_count==10)begin
rx_valid = 1;
flag_rd = 1;
                                 5700
                                 5700
                                                                                            else
              1
                                37382
                                                                                                                                           rx_valid = 0;
                                                                          READ_DATA: begin // done
                                                                                            if (Act_input_output == 0)begin
if (state_count<9 )begin
                                                                                                                       PO = {PO[8:0], MOSI};
                                 13230
                                 13230
13230
                                                                                                                       state_count = state_count + 1;
rx_valid = 0;
101
                                                                                               end
102
103
104
105
106
107
                                                                                                else begin
                                  1470
                                                                                                                     PO = {PO[8:0] , MOSI} ;
                                  1470
                                                                                                                       state_count = state_count + 1;
                                  1470
                                                                                                                        rx_valid = 0;
                                                                                              if (PO[9:8]==2'b11 && state_count== 10 )begin
rx_valid = 1;
Act_input_output = 1;
108
109
110
                                  1470
1470
111
                                  1470
                                                                                                                       flag_rd = 0;
112
113
                                                                                            end
end
 114
                                                                                             else begir
```

```
115
                              14700
                                                                                                                          state_count = state_count + 1;
  115
116
117
118
119
120
                                                                                                      rx_valid = 0;
if (tx_valid && state_count == 12 )begin
               1
                               735
                                                                                                                          temp = tx_data;
                                                                                                      end
if (state_count >= 12 && final_count <= 7)begin
  121
122
123
                                                                                                                                                 SO = temp [7 - final_count ];
rx_valid =0;
final_count = final_count + 1;
              1
                              11760
                              11760
11760
  124
125
126
127
128
129
130
                                                                                                        end
                                                                                         end
                                                                 default: begin
                              12402
                                                                                                      rx_valid = 0;
                              12402
12402
                                                                                       PO = 0;
                                                                                       state_count = 0;
                                                                                       final_count = 0;
SO = 0;
  131
132
133
134
135
136
137
                              12402
                              12402
12402
                                                                                       Act_input_output = 0;
                                                                 end
endcase
                                        end
  138
139
140
141
142
143
144
145
146
147
150
151
152
153
154
155
156
157
158
159
                             130332
                                                             always @(*) begin
              1
                                                             case (cs)
IDLE:
                                                                                    if (SS_n)
              1
                              13782
                                                                                                           ns = IDLE;
                                                                                    else
              1
                              12402
                                                                                                           ns = CHK_CMD;
                                                                CHK_CMD:
                                                                                    if (SS_n)
ns = IDLE;
              1
                                                                                    else begin//SS_n = 0
if (MOSI==0) //MOSI = 0
ns = WRITE;
              1
                               7062
                                                                                       else begin //MOSI = 1
                                                                                                           if (!flag_rd) //flag_rd = 0
ns = READ_ADD;
              1
                              10930
                                                                                                           else //flag_rd = 1
              1
                               1470
                                                                                                              ns = READ_DATA;
                                                                                       end
                                                                                    end
                                                                WRITE:
  160
161
162
163
164
165
                                                                                    if (SS_n)
              1
                               7060
                                                                                      ns = IDLE;
                                                                                    else
                                                                                                           ns = WRITE;
                                                                READ_ADD:
                                                                                   if (SS_n)
ns = IDLE;
else begin
  166
  166
167
168
169
170
171
                               3870
              1
                                                                                                           ns = READ_ADD;
                              25045
                                                                                      // flag_rd = 1;
                                                                                    end
  172
173
174
175
176
177
                                                                READ_DATA:
                                                                                   if (SS_n)
ns = IDLE;
                               1470
              1
                                                                                    else begin

ns = READ_DATA;

// flag_rd = 0;
              1
                               8835
  178
  179
                                                                default: ns = IDLE;
Toggle Coverage:
   Enabled Coverage
                                                    Bins
                                                                 Hits Misses Coverage
                                          232
                                                       232
                                                                        0 100.00%
   Toggles
Toggle Coverage for instance \top#DUT_Design →
                             Node 1H->0L 0L->1H "Coverage"
                                                 1 100.00
1 100.00
1 100 ~
                     Act_input_output
MISO
MOSI
                                               1 100.00
1 100.00
1 100.00
                           PO[9-0]
SO
                          SS_n
clk
cs[2-0]
                                                 1 100.00
                    cs[2-0] 1
final_count[31-0]
flag_rd 1
                                             100.00
1 100.00
1 1
                                                            100.00
                                                 1 100.00
1 100.00
                    rst_n 1
rx_data[9-0] 1
rx_valid 1
state_count[31-0] 1
                                                 1 100.00
                                          1 1 100.00

1 1 100.00

1 1 100.00

1 1 100.00

1 1 100.00

1 1 100.00

1 1 100.00
                        temp[7-0]
tx_data[7-0]
                          tx_valid
Total Node Count =
Toggled Node Count =
                            116
116
Untoggled Node Count =
Toggle Coverage = 100.00% (232 of 232 bins)
```

