```
SPI Wrapper Design
 Design
           module SPI_Wrapper(interface_SPI.DUT_Wrapper inst_interface );
  code
               //(MOSI, SS_n, clk, rst_n, MISO);
               logic MOSI, SS_n, clk, rst_n;
               logic MISO;
               logic rx_valid_wrapper, tx_valid_wrapper;
               logic [9:0] rx_data_wrapper;
               logic [7:0] tx_data_wrapper;
               assign clk = inst_interface.clk;
               assign SS_n = inst_interface.SS_n;
               assign rst_n = inst_interface.rst_n;
               assign MOSI = inst_interface.MOSI ;
               assign inst_interface.MISO = MISO ;
               SPI_Slave_wrapper DUT (MOSI, SS_n, clk, rst_n, tx_data_wrapper,
           tx_valid_wrapper, MISO, rx_data_wrapper, rx_valid_wrapper);
               Dp_Sync_RAM_wrapper RAM (clk, rst_n, rx_data_wrapper, rx_valid_wrapper,
           tx_data_wrapper, tx_valid_wrapper);
           endmodule
SPI slave
           module SPI_Slave_wrapper (MOSI, SS_n, clk, rst_n, tx_data, tx_valid, MISO,
instantiate
           rx_data, rx_valid);
               parameter IDLE = 0;
               parameter CHK_CMD = 1;
               parameter WRITE = 2;
               parameter READ_ADD = 3;
                parameter READ_DATA = 4;
               input MOSI, SS_n, clk, rst_n, tx_valid;
               input [7:0] tx data;
               output MISO;
               output reg rx_valid;
               output [9:0] rx_data;
               reg [2:0] cs, ns;//current state and next state
               reg [9:0] PO;
               reg [7:0] temp;
               reg SO, flag_rd;
               integer state_count = 0, final_count = 0;
               reg Act_input_output;
               // assign clk = inst_interface.clk;
```

```
// assign rst_n=inst_interface.rst_n;
   // assign SS_n =inst_interface.SS_n;
   // assign MOSI =inst_interface.MOSI;
   // always@(*)begin
          tx_valid=inst_interface.tx_valid;
   //
   //
          tx_data =inst_interface.tx_data;
          inst interface.MISO = MISO;
   //
   //
           inst_interface.rx_valid =rx_valid;
   //
           inst interface.rx data =rx data;
   // end
   assign MISO = SO; // output of reading
   assign rx_data = PO ;
// state Memory
    always @(posedge clk ) begin //bug : reset must be syncrouns not Async
        if (!rst_n)begin
            cs <= IDLE;
            flag_rd<=0;
            final count <=32'hFFFF FFFF;</pre>
            state_count <=32'hFFFF_FFFF;</pre>
            temp <= 0;
       end
        else
            cs <= ns;
    end
    always @ (cs)begin
        if (cs == IDLE)begin
            rx_valid = 0;
            PO = 0;
            state count = 0;
            final_count = 0;
            SO = 0;
            Act_input_output = 0;
        end
    end
    always @(posedge clk) begin//* bug
        case (cs)
              IDLE : begin
                rx valid = 0;
                PO = 0;
                state_count = 0;
                final count = 0;
                SO = 0;
```

```
Act_input_output = 0;
       end
WRITE: begin //done
  if (state_count < 10 )begin //0 ,</pre>
      PO = \{PO[8:0], MOSI\};
      state_count = state_count + 1;
      if (PO[9] ==1'b0 && state_count ==10)begin
          rx_valid = 1;
      end
      else
          rx_valid = 0;
  end
  else
      rx_valid = 0;
      end
READ_ADD: begin // done
  if (state_count<10 )begin</pre>
      PO = \{PO[8:0], MOSI\};
      state_count = state_count + 1;
      rx_valid = 0;
  end
  if (P0[9:8]==2'b10 && state_count==10)begin
      rx_valid = 1;
      flag_rd = 1;
  end
  else
      rx_valid = 0;
           end
READ_DATA: begin // done
  if (Act input output == 0)begin
      if (state_count<9 )begin</pre>
          PO = \{PO[8:0], MOSI\};
          state_count = state_count + 1;
          rx_valid = 0;
      end
      else begin
           PO = \{PO[8:0], MOSI\};
          state_count = state_count + 1;
          rx_valid = 0;
      end
```

```
if (PO[9:8]==2'b11 && state_count== 10 )begin
                    rx_valid = 1;
                    Act_input_output = 1;
                    flag_rd = 0;
                end
            end
            else begin
                state_count = state_count + 1 ;
                rx_valid = 0;
                if (tx_valid && state_count == 12 )begin
                    temp = tx_data ;
                end
                if (state_count >= 12 && final_count <= 7)begin</pre>
                    SO = temp [7 - final_count ];
                    rx_valid =0;
                    final_count = final_count + 1;
                end
            end
                    end
          default: begin
            rx_valid = 0;
            PO = 0;
            state_count = 0;
            final_count = 0;
            SO = 0;
            Act_input_output = 0;
               end
           endcase
end
always @(*) begin
    case (cs)
        IDLE:
            if (SS_n)
                ns = IDLE;
            else
                ns = CHK_CMD;
        CHK_CMD:
            if (SS n)
                ns = IDLE;
            else begin//SS_n = 0
                if (MOSI==0) //MOSI = 0
                    ns = WRITE;
```

```
else begin //MOSI = 1
                                    if (!flag_rd) //flag_rd = 0
                                        ns = READ_ADD;
                                    else //flag_rd = 1
                                        ns = READ_DATA;
                                end
                            end
                        WRITE:
                            if (SS_n)
                                ns = IDLE;
                            else
                                ns = WRITE;
                        READ_ADD:
                            if (SS n)
                                ns = IDLE;
                            else begin
                                ns = READ_ADD;
                                // flag_rd = 1;
                            end
                        READ_DATA:
                            if (SS_n)
                                ns = IDLE;
                            else begin
                                ns = READ_DATA;
                                // flag_rd = 0;
                            end
                        default: ns = IDLE;
                   endcase
               end
           endmodule
  RAM
           module Dp_Sync_RAM_wrapper(clk, rst_n, din, rx_valid, dout, tx_valid);
 Design
               parameter MEM_DEPTH = 256;
instantiate
               parameter ADDR_SIZE = 8;
               input clk, rst_n, rx_valid;
               input [9:0] din;
               output reg tx_valid;
               output reg [7:0] dout;
               reg [7:0] mem [MEM DEPTH-1:0];
               reg [ADDR_SIZE-1:0] rd_addr,wr_addr ;
```

```
always @(posedge clk ) begin // first bug : rst must be syncrouns no
           Ashync
                    if (!rst_n) begin
                       dout <= 0;</pre>
                       tx_valid <= 0; //second bug : tx must take zero when rst_n is</pre>
           asserted
                       wr_addr <= 0;
                       rd_addr <= 0 ;//3th bug : when rst_n asserted , addr and not 2</pre>
           internal signals it only one
                   end
                    else if (rx_valid) begin
                       tx_valid <= 0;
                        case (din[9:8])
                        2'b00: wr_addr <= din[7:0];
                        2'b01: mem[wr_addr] <= din[7:0];</pre>
                        2'b10: rd_addr <= din[7:0];</pre>
                        default: {dout, tx_valid} <= {mem[rd_addr], 1'b1};</pre>
                       endcase
                    end
                    else begin
                        tx_valid <= 0;</pre>
                    end
                    //4th bug : when rx_valid not asserted then tx_valid must down to
           zero
               end
           endmodule
Top code
           module top();
               bit clk;
               always #10 clk=~clk;
               interface_SPI inst_interface(clk);
               SPI_Wrapper DUT_Wrapper (inst_interface);
               tb_SPI_Wrapper TESTBENCH (inst_interface);
           endmodule
Interface
           interface interface SPI (clk);
  code
               //(MOSI, SS_n, clk, rst_n, MISO);
               input bit clk ;
               logic MOSI, SS_n, rst_n;
               logic MISO;
               modport DUT_Wrapper (input clk , rst_n , MOSI , SS_n,
                                          output MISO);
```

```
modport TESTBENCH (input clk, MISO ,
                                  output rst_n, SS_n, MOSI);
          endinterface
Packages
          package SPI_slave_package;
 code
               class SPI_class ;
              logic clk;
              logic SS n;
              logic MOSI;
              logic MISO;
              logic [1:0] opcode ;
              logic [7:0] data ,address , Din ,add_rd,add_wr,data_rd,data_wr ;
              logic [10:0] data reg; // Register to store parallel data
              logic [10:0] expected_add,expected_Data;
              logic [7:0] parallel_data [0 : 255];
              logic [7:0] parallel_address[0 : 255];
              logic [7:0] Queue [$];
              integer shift_data =0 , shift_address = 0;
              integer i =0;
              logic rst_n;
          function void Set_value();
              if (SS n==0 && rst n==1)begin
                  case (opcode)
                  2'b00: expected_add = {expected_add[9:0],MOSI};
                  2'b01: expected_Data = {expected_Data[9:0],MOSI};
                  2'b10: expected_add = {expected_add[9:0],MOSI};
                  2'b11: expected Data = {expected Data[9:0],MOSI};
                  endcase // opcode
              end
          endfunction
          function void Data_out();
              data = {data,MISO};
          endfunction
          function void Get_information();
              for (int i = 0; i < 256; i++) begin
                  Queue.push_front(i);
              end
              Queue.shuffle();
              for (int i = 0; i < 256; i++) begin
                   parallel_address[i]=Queue.pop_front();
```

```
end
    for (int i = 255; i >= 0; i--) begin
        Queue.push_front(i);
    end
    Queue.shuffle();
    for (int i = 0; i < 256; i++) begin
        parallel_data[i]=Queue.pop_front();
    end
endfunction
function void ParallelToSerial();
    if (SS n==0 && rst n==1)begin//*
        // data_reg = {data_reg[9:0], 1'b0}; // Shift left
        // expected add = {expected add[9:0],MOSI};
        if (opcode==2'b00 || opcode ==2'b10)begin//*
            // Load parallel data into the data register on the rising edge
of the clock
            if (shift address == 5'b0) begin//*
                data_reg = {opcode[1],opcode,parallel_address[i]};
                address = parallel_address[i];
                if (opcode == 2'b00)
                    add wr = parallel address[i];
                else
                    add rd = parallel address[i];
            end//*
            // Shift out data serially
            if (shift_address < 11) begin//*</pre>
                MOSI = data_reg[10];
                 // expected add = {expected add[9:0],MOSI};
                data_reg = {data_reg[9:0], 1'b0}; // Shift left
                shift_address = shift_address + 1'b1;
                if (shift_address == 11)
                    shift address = 0;
            end //*
        end//*
        else if (opcode==2'b01 || opcode==2'b11) begin
            if (shift_data== 5'b0)begin
                data_reg = {opcode[1],opcode,parallel_data[i]};
                Din = parallel_data[i] ;
                if (opcode == 2'b01)
                    data wr = parallel data[i] ;
                else
                    data_rd = parallel_data[i] ;
            end
            if (shift_data < 11) begin</pre>
```

```
MOSI = data_reg[10];
                data_reg = {data_reg[9:0], 1'b0}; // Shift left
                // expected_Data = {expected_Data[9:0],MOSI};
                shift_data = shift_data + 1'b1;
                if (shift_data == 11)
                    shift_data = 0;
            end
            // if (opcode==2'b11 && shift ==0)
            //
                   i++;
        end
    end
    else
        MOSI = 1;
endfunction
function void select_SS(logic selet);
        SS_n=selet;
    endfunction
function void opcode_0(logic[1:0] state);
    opcode =state;
    if (rst n==0)
        opcode=2'b00;
    else if (opcode==2'b00)
        opcode=2'b01;
    else if (opcode==2'b01)
        opcode=2'b10;
    else if (opcode==2'b10)
        opcode=2'b11;
    else if (opcode==2'b11)
        opcode=2'b00;
endfunction
function void writing(logic[1:0] state);
opcode =state;
if (rst_n==0)
        opcode=2'b00;
    else if (opcode==2'b00)
        opcode=2'b01;
    else if (opcode==2'b01)
        opcode=2'b00;
    else
        opcode=2'b00;
```

```
endfunction
function void Reading(logic[1:0] state);
opcode =state;
if (rst_n==0)
        opcode=2'b00;
    else if (opcode==2'b11)
        opcode=2'b10;
    else if (opcode==2'b10)
        opcode=2'b11;
    else
        opcode=2'b10;
endfunction
function void Increment_array();
    i=(i+1)\%255;
    shift_address = 0;
    shift data = 0;
endfunction
covergroup SPI Wrapper@(posedge clk);
    reset: coverpoint rst_n{
        bins reset_asserted ={0};
        bins reset_disable ={1};
    Address : coverpoint address ;
    Data : coverpoint Din ;
    Opcode: coverpoint opcode {
        bins writing_complete = (2'b00 => 2'b01);
        bins invalid_0 = (2'b00 \Rightarrow 2'b11);
        bins invalid_2 = (2'b01 \Rightarrow 2'b10);
        bins invalid 3 = (2'b10 \Rightarrow 2'b00);
        bins repeat writing = (2'b01 => 2'b00);
        bins repeat_reading = (2'b11 => 2'b10);
        bins reading complete = (2'b10 => 2'b11);
        }
    Send_Address_Data : coverpoint opcode{
     bins reading_add = {2'b10};
     bins writing_add = {2'b00};
     bins writing data = {2'b01};
    Recieving_Data :coverpoint opcode{
     bins reading data = {2'b11};
```

```
Starting_Communication : coverpoint SS_n{
               bins Start = {0};
               bins End
                          = {1};
               bins transaction_back = (0 \Rightarrow 1 \Rightarrow 0);
               Data out : coverpoint data ;
               Sending_Address : cross Send_Address_Data , Address ;
               Sending_Data : cross Send_Address_Data , Data ;
               Receiving : cross Recieving_Data , Data_out ;
           endgroup
           SPI_Wrapper =new();
               endclass
           endpackage
Testbench
           import SPI_slave_package::*;
  code
           module tb_SPI_Wrapper (interface_SPI.TESTBENCH inst_interface );
               SPI_class Wrapper =new();
               logic MOSI, SS_n, clk, rst_n;
               logic MISO;
               logic [1:0] state;
               logic [7:0] RAM [255:0];
               logic [7:0] output_parallel_MISO;
               assign clk =inst_interface.clk;
               assign MISO = inst_interface.MISO ;
               assign inst_interface.MOSI=MOSI;
               assign inst_interface.SS_n=SS_n;
               assign inst_interface.rst_n=rst_n;
               integer correct_counts=0;
               integer error_counts =0;
               logic repeater=0;
               always@(clk)begin
                   Wrapper.clk=clk;
               end
           task instantiate();
               SS_n
                     = Wrapper.SS_n
               rst_n = Wrapper.rst_n
               Wrapper.ParallelToSerial();
```

```
MOSI
            =Wrapper.MOSI;
endtask
task reset_Asserted();
    Wrapper.rst_n = 0 ;
    Wrapper.select_SS(1);
    instantiate();
    Wrapper.opcode_0(state);
    reset_check();
    Wrapper.rst_n = 1;
    rst_n = Wrapper.rst_n;
endtask
task reset_check();
    @(negedge clk)begin
                if (MISO==0 )begin
                    correct_counts++;
                end
                else begin
                    error counts++;
                    $display("%Ot ns , there is an error : MISO = %Od and
MISO_expected = %0d ",$time(),MISO, 0 );
                end
    end
endtask
task delay_cycle();
    @(negedge clk) repeater++;
endtask
task delay_11cycles();
    repeat(11)begin
        instantiate();
        @(negedge clk) begin
            Wrapper.Set_value();
        end
    end
    if (state == 2'b01)
        RAM[Wrapper.add_wr] = Wrapper.data_wr;
endtask
task delay_18cycles();
    delay_11cycles();
    delay_cycle();
```

```
Wrapper.data_rd = RAM[Wrapper.add_rd] ;
    output_parallel_MISO = Wrapper.data_rd ;
    for(int i = 7; i >= 0; i--) begin
        @(negedge clk)begin
                if (MISO == output_parallel_MISO[i])begin
                    correct_counts++;
                    Wrapper.MISO =MISO;
                    Wrapper.Data_out();
                end
                else begin
                    error_counts++;
                    $display("%Ot ns , there is an error : MISO = %Od and
MISO expected = %0d ",$time(),MISO,Wrapper.Din[i] );
                end
        end
    end
endtask
always @(Wrapper.opcode)begin
        state = Wrapper.opcode;
    end
initial begin
    Wrapper.Get_information();
    reset Asserted ();//task for reset
    for (int i = 0; i < 1300; i++) begin
        reset_Asserted ();//task for reset
        Wrapper.select SS(1);
        instantiate();
        reset_check();
        for (int j = 0; j < 4; j++) begin
            Wrapper.select_SS(0);//start communication
            SS n = 0;
            delay_cycle();
            if (rst n == 0)
                reset_check();
            else begin
                if (state==2'b11)
                delay_18cycles();
                else
                delay_11cycles();
            end
            Wrapper.MISO =MISO;
            Wrapper.select_SS(1);//end communication
```

```
instantiate();
    reset_check();
    if (i < 255)
    Wrapper.opcode_0(state);
    else if (i==255 || i < 555) begin
        // reset_Asserted ();
        Wrapper.writing(state);
    end
    else if (i==555 || i < 850)begin
        // reset_Asserted ();
        Wrapper.Reading(state);
    end
    else if (i==850 || i < 1300) begin
        // reset_Asserted ();
        Wrapper.opcode_0(state);
    end
end
Wrapper.Increment_array();
if (i==1299)begin
    reset_Asserted ();//task for reset
    Wrapper.select SS(1);
    instantiate();
    reset_check();
    Wrapper.select_SS(0);//start communication
    SS n = 0;
    Wrapper.opcode = 2'b11 ;
    delay_cycle();
    repeat(11)begin
        instantiate();
        @(negedge clk) begin
            repeater++;
        end
    end
    delay_cycle();
    repeat(8)begin
         @(negedge clk) begin
            if (MISO==0)
                correct_counts++;
            else
                error_counts++;
        end
    end
    Wrapper.MISO =MISO;
    Wrapper.select_SS(1);//end communication
```


```
instantiate();
                          reset_check();
                     end
                end
                Wrapper.select_SS(1);//end communication
                instantiate();
                delay_cycle();
                if (MISO == 0 )
                     correct_counts++;
                else
                     error_counts ++;
                Wrapper.select_SS(0);//end communication
                instantiate();
                delay cycle();
                Wrapper.select_SS(1);//end communication
                instantiate();
                delay_cycle();
                     if (MISO == 0 )
                     correct_counts++;
                else
                     error_counts ++;
                Wrapper.select SS(0);//end communication
                instantiate();
                delay_cycle();
                $display("correct_counts =%0d and error_counts=%0d
            ",correct_counts ,error_counts );
                $stop;
            end
            endmodule
            vlib work
 Do file
            vlog package.sv SPI_SLAVE.sv testbench.sv SPI_wrapper_sv.sv top.sv interface.sv RAM.sv Slave.sv +cover
            vsim -voptargs=+acc work.top -cover
            run -all
            coverage save top.ucdb -du SPI Slave -onexit
            coverage report -detail -cvg -comments -output fcover report.txt {}
            vcover report top.ucdb -details -annotate -all -output Code coverage report.txt
            Coverage Report by instance with details
  Code
            Coverage
            === Instance: /\top#DUT_Design
            === Design Unit: work.FIFO
                       _____
             Enabled Coverage
                         Bins Hits Misses Coverage
                       Branch Coverage for instance /\top#DUT_Design
```

```
Item
                       Count Source
 Line
File FIFO_design_sv.sv
                        --IF Branch--
                       6019 Count coming in to IF
                              if (!rst_n) begin
 39
                       2475
                       2443
 43
          1
                                       else if (wr_en ) begin
                       1101
 55
                                       else begin
Branch totals: 3 hits of 3 branches = 100.00%
                      ----IF Branch-----
                      2443 Count coming in to IF
          1
                       2431
                                                     if (full==0)begin
                        12
                                                     else begin
Branch totals: 2 hits of 2 branches = 100.00%
                       ---IF Branch---
         5407 Count coming in to IF
1 2225 if (Irst_n) begin
1 1078 else if (rd_en) begin
1 2104 else
 66
 75
          1
                       2104
                                       else
Branch totals: 3 hits of 3 branches = 100.00%
                       ---IF Branch----
                      1078 Count coming in to IF
 67
          1
                       658
                                                    if (empty==0)begin
                        420
Branch totals: 2 hits of 2 branches = 100.00%
                       ---IF Branch--
                      5665 Count coming in to IF
2327 if (!rst_n) begin
3338 else begin
 80
         1
1
 83
Branch totals: 2 hits of 2 branches = 100.00%
                       ---IF Branch-----
                      3338 Count coming in to IF
 84
                       1684
                                                                 ( ({wr_en, rd_en} == 2'b10) && !full)
                                                     else if ( ({wr_en, rd_en} == 2'b01) && !empty)
else if (({wr_en, rd_en} == 2'b11) && empty)
 86
          1
                        204
                        299
 88
                                                     else if (({wr_en, rd_en} == 2'b11) && full)
                     1145 All False Count
Branch totals: 5 hits of 5 branches = 100.00%
                       3074 Count coming in to IF
                      14
                                 if (count==FIFO_DEPTH )
 96
                       3060
 98
                                       else
Branch totals: 2 hits of 2 branches = 100.00%
                       ---IF Branch-----
 100
                       3074 Count coming in to IF
                       983
 100
                                      if (count==0)
                        2091
Branch totals: 2 hits of 2 branches = 100.00%
                      ----IF Branch-----
                 3074 Count coming in to IF
                                if (count==(FIFO_DEPTH-1))
 104
                        26
 106
          1
                       3048
Branch totals: 2 hits of 2 branches = 100.00%
                       3074 Count coming in to IF
1035 if (count == 1)
2039 else
 108
         1
 110
Branch totals: 2 hits of 2 branches = 100.00%
Condition Coverage:
 Enabled Coverage
                      Bins Covered Misses Coverage
                    16 16 0 100.00%
Condition Coverage for instance /\top#DUT_Design -
File FIFO_design_sv.sv
         ---Focused Condition View---
Line 84 Item 1 ((~rd_en && wr_en) && ~full)
Condition totals: 3 of 3 input terms covered = 100.00\%
Input Term Covered Reason for no coverage Hint
   wr_en
full
```


```
Rows:
           Hits FEC Target
                                Non-masking condition(s)
 Row 1:
             1 rd en 0
                              (~full && wr_en)
 Row 2:
             1 rd_en_1
             1 wr_en_0
                               ~rd en
 Row 4:
             1 wr_en_1
                               (~full && ~rd_en)
                             (~rd_en && wr_en)
             1 full 0
 Row 5:
 Row 6:
             1 full 1
                             (~rd_en && wr_en)
          --Focused Condition View--
Line 86 Item 1 ((rd_en && ~wr_en) && ~empty)
Condition totals: 3 of 3 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
   rd en
    wr en
   empty
                               Non-masking condition(s)
  Rows: Hits FEC Target
 Row 1:
             1 rd_en_0
 Row 2:
             1 rd_en_1
                               (~empty && ~wr_en)
 Row 3:
             1 wr_en_0
                               (~empty && rd_en)
 Row 4:
             1 wr en 1
                               rd en
                               (rd_en && ~wr_en)
 Row 5:
             1 empty 0
 Row 6:
             1 empty_1
                               (rd_en && ~wr_en)
------Focused Condition View-------Line 88 Item 1 ((rd_en && wr_en) && empty)
Condition totals: 3 of 3 input terms covered = 100.00%
 Input Term Covered Reason for no coverage Hint
   rd_en
   empty
          Hits FEC Target
                                Non-masking condition(s)
  Rows:
 Row 1:
             1 rd_en_0
 Row 2:
             1 rd_en_1
                               (empty && wr_en)
             1 wr_en_0
 Row 3:
                               rd en
             1 wr_en_1
                               (empty && rd_en)
 Row 5:
             1 empty_0
                               (rd_en && wr_en)
 Row 6:
            1 empty_1
                               (rd_en && wr_en)
          --Focused Condition View-
     90 Item 1 ((rd_en && wr_en) && full)
Condition totals: 3 of 3 input terms covered = 100.00\%
 Input Term Covered Reason for no coverage Hint
   wr_en
full
  Rows: Hits FEC Target
                               Non-masking condition(s)
 Row 1:
             1 rd_en_0
                               (full && wr_en)
 Row 2:
             1 rd en 1
             1 wr_en_0
 Row 4:
             1 wr_en_1
                               (full && rd_en)
 Row 5:
             1 full_0
                             (rd_en && wr_en)
                            (rd_en && wr_en)
 Row 6:
             1 full 1
           -Focused Condition View-
Line 96 Item 1 (count == 8)
Condition totals: 1 of 1 input term covered = 100.00\%
  Input Term Covered Reason for no coverage Hint
 (count == 8)
          Hits FEC Target
                                Non-masking condition(s)
             1 (count == 8)_0
1 (count == 8)_1
 Row 1:
 Row 2:
          --Focused Condition View-
Line 100 Item 1 (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%
  Input Term Covered Reason for no coverage Hint
 (count == 0)
```


```
Hits FEC Target
                                 Non-masking condition(s)
Row 1:
             1 (count == 0)_0
             1 (count == 0)_1
Row 2:
          --Focused Condition View-
     104 Item 1 (count == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%
     Input Term Covered Reason for no coverage Hint
(count == (8 - 1))
            Hits FEC Target
                                 Non-masking condition(s)
             1 (count == (8 - 1))_0 -
1 (count == (8 - 1))_1 -
Row 1:
Row 2:
           -Focused Condition View-
     108 Item 1 (count == 1)
Condition totals: 1 of 1 input term covered = 100.00\%
 Input Term Covered Reason for no coverage Hint
(count == 1)
           Hits FEC Target
  Rows:
                                 Non-masking condition(s)
 Row 1:
             1 (count == 1)_0
             1 (count == 1)_1
Row 2:
Statement Coverage:
 Enabled Coverage
                           Bins Hits Misses Coverage
                                     0 100.00%
          Statement Coverage for instance /\top#DUT_Design --
 Line
          Item
                           Count Source
File FIFO_design_sv.sv
                             module\ FIFO\ \#(parameter\ FIFO\_DEPTH=8,\ FIFO\_WIDTH=16) (interface\_FIFO.DUT\_Design\ inst\_interface);
 10
                              logic\ [inst\_interface.FIFO\_WIDTH-1:0]\ data\_in;
 11
                              logic clk, rst n, wr en, rd en;
  12
                              logic [inst_interface.FIFO_WIDTH-1:0] data_out;
                              logic wr_ack, overflow;
 14
                              logic full, empty, almostfull, almostempty, underflow;
 15
 16
  17
                              assign inst_interface.wr_ack = wr_ack;
  18
                              assign inst_interface.overflow = overflow;
 19
                              assign inst_interface.underflow = underflow;
                             assign inst_interface.full = full;
assign inst_interface.empty = empty;
  20
  21
  22
                              assign inst_interface.almostfull = almostfull;
  23
24
25
                              assign\ inst\_interface. almost empty = almost empty;
                         assign inst_interface.data_out = data_out;
10003 assign clk= inst_interface.clk;
  26
                         2037 assign rst_n=inst_interface.rst_n;
  27
                         2120 assign wr_en=inst_interface.wr_en;
 28
29
                         2116 assign rd_en=inst_interface.rd_en;
5001 assign data in=inst interface.data in;
  30
  31
                              localparam max_fifo_addr = $clog2(FIFO_DEPTH);
 32
33
34
                             reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
  35
                              reg [max_fifo_addr:0] count;
  36
37
38
                              reg [max_fifo_addr-1:0] wr_ptr,rd_ptr;
                         6019 always @(posedge clk or negedge rst_n) begin
            1
  39
                                           if (!rst_n) begin
  40
                         2475
                                                         wr_ptr <= 0;
  41
42
                         2475
                                                         overflow <=0;
                                           end
  43
                                           else if (wr_en ) begin
  44
                                                         if (full==0)begin
  45
                         2431
                                                           mem[wr_ptr] <= data_in;
  46
            1
                         2431
                                                           wr_ack <= 1;
  47
                         2431
                                                           wr ptr <= wr ptr + 1;
  48
                                                           overflow <=0;
  49
  50
                                                          else begin
                                                           wr ack <= 0;
```

```
12
                                                                overflow<= 1;
 53
54
                                                   end
                                      end
 55
                                      else begin
 56
                       1101
                                                   overflow <= 0;
          1
 57
                      1101
                                                   wr_ack <= 0;
 58
59
                                      end
                          end
 60
 61
          1
                       5407 always @(posedge clk or negedge rst_n) begin
 62
                                      if (!rst_n) begin
 63
          1
                       2225
                                                  rd ptr <= 0:
 64
                       2225
                                                   underflow <=0;
 65
 66
                                      else if (rd_en ) begin
 67
                                                   if (empty==0)begin
 68
          1
                       658
                                                               data_out <= mem[rd_ptr];
 69
                                                      rd_ptr <= rd_ptr + 1;
                       658
 70
                       658
                                                    underflow <=0;
 71
72
                                                   end
                                                   else
 73
                       420
                                                                underflow <=1;
          1
 74
                                      end
 75
                                      else
 76
77
          1
                      2104
                                                   underflow <=0;
                          end
 78
 79
                       5665
                             always @(posedge clk or negedge rst_n) begin
 80
                                      if (!rst_n) begin
 81
          1
                       2327
                                                   count <= 0;
 82
                                      end
 83
                                      else begin
 84
85
                                                                ( ({wr_en, rd_en} == 2'b10) && !full)
                       1684
          1
                                                                count <= count + 1;
 86
                                                   else if ( ({wr_en, rd_en} == 2'b01) && !empty)
 87
                       204
                                                                count <= count - 1;
 88
                                                   else if (({wr_en, rd_en} == 2'b11) && empty)
                                                   count <= count + 1;
else if (({wr_en, rd_en} == 2'b11) && full)
 89
                       299
 90
 91
                        6
          1
                                                                count <= count - 1;
 92
 93
                          end
 94
 95
                       3074 always@(count)begin
 96
                                      if (count==FIFO_DEPTH )
 97
          1
                       14
                                                   full=1;
 98
                                      else
 99
          1
                       3060
                                                   full=0;
 100
                                      if (count==0)
                       983
                                                   empty=1;
 102
                                      else
                       2091
                                      empty=0; if (count==(FIFO_DEPTH-1))
 103
           1
 104
                        26
                                                   almostfull=1;
 106
                                      else
 107
           1
                       3048
                                                   almostfull=0;
 108
                                      if (count == 1)
                       1035
                                                   almostempty=1;
 110
 111
                       2039
                                                   almostempty=0;
Toggle Coverage:
                        Bins Hits Misses Coverage
                   106 106
                                 0 100.00%
Toggle Coverage for instance \landtop#DUT_Design --
                      Node 1H->0L 0L->1H "Coverage"
                   almostempty
                                        1 100.00
                   almostfull
                                       1 100.00
                                   1 100.00
                      clk
                   count[3-0]
                  data_in[15-0]
                                        1 100.00
                                     1 100.00
1 100.00
                 data_out[15-0]
                     empty
                                   1 100.00
                      full
                    overflow
                     rd_en
                                      1 100.00
                   rd_ptr[2-0]
                                     1 100.00
1 100.00
                     rst n
                   underflow
                                       1 100.00
                     wr_ack
                                      1 100.00
                     wr en
                                      1 100.00
                   wr_ptr[2-0]
                                            100.00
```



Ougata			
Questa Snippets			





Verification
req
document

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
Start Communication	When the master want to start communication, SS, n equal Zero, and current state in spi was IDLE and waite for SS_n=0 for going to CHK_CMD for tring for Writing or Reading	Randomized MISO must done by changing parallel data to serial data and wait in SPI slave a lot of clock cycles to get outputs , So Randomization under a complex constrain on MISO and rst_n.		There is no method for checking the internal process in SPL_Slave, but could Monitor the MISO and transfer it to parrallel data to comparing with Golden Model.
End Communication	this case happened when $SS\_n = 1$ , this end communication and spi slave went to IDLE state.	being in waiting mode for spi, so randomization will be depend on	include in cover points bins for starting and ending and save free transation under FSM in spi slave , bins that will be avilable for this state : bins Stat = {0}; bins End = {1}; bins transaction_back = (0 => 1 => 0)	Output Checked against golden model
	started by sending SS_n =0 then	sending all possible addresses First.	Included in a coverpoint for addresses of RAM : coverpoint address; bins writing_add = {2'b00};	checking her for functionality done by test the spi alone and acomparing the output signal my Golden model to check for ideal act with RAM.
Writing_Data_for_wr_ope ation	SPI to but changing the 2most bits to 2'b01.	Randomization occur depending on testing a lot of avilable data in for converting it to serial to match the spesific design	Included in a coverpoint for Data : bins writing_data = {2*b01};	also Writing operation Done by comparing this output with Golden model for SPI slawe
Writing_Addr_rd_operation	this case is critical for SPI , because SPI must start communication then go to CHK_CMD then READ_ADDR then the first 2 bits must equal 2'b10	writing address for read operation	included in coverpoint for address for Reading , bins reading_add = {2'b10}; bins writing_add = {2'b00}; bins writing_dta = {2'b01};	also checking by comparing the output of SPI individuali before instantiate it
Reading_Data_rd_operati on	Also this case when current state equal CHK_CMD and waiting to have the most 2 bit equal 2'b11 and demi 8 bits for sending	ss_n must be high until I end reading and rst_n didn't happened	included cover points and cross coverage to check exact values for bins as: bins as: bins repeat_reading = (2'b11 => 2'b10; bins reading_complete = (2'b10 => 2'b11); coverpoint data; Sending_Data: cross Send Address Data:	Here it will be easier for comparing output one bit with one getting from Golden model to check validity
Invalid_cases	This state is Dangerious , 1) when the SPI didn't take the exection time so the output of SPI slave will not be valid but here ther is an signal outed from SPI to call the RAM this value is valid or not .  2) 2th case when u need to read data from RAM without getting Address first, also this case will handle by internal flag to call how will be in this time firstly and loock to do another instruction. but if the most 2 bit are not correct , the data will not valid for	forward bad sequence that didn't	checking in this state coverage of input address and and input data and also serial data	when invalid case happened it must seen from erroring in wave form (directed ) our display message tell that there is an errror for wronge usage for spi or RAM.
Reset	state and output of RAM equal Zero	Randomization the resert to Getting once in along period in Design system	Included in a coverpoint for Data : bins reset_asserted ={0}; bins reset_disable ={1};	this state can be checked by comparing for Golden model and Get Correct count or Error count