

Analog IC Design – Cadence Tools

Lab 02

Common Source Amplifier

PART 1: Sizing Chart


1) We would like to design a resistive loaded CS amplifier that meets the specifications below. The design process involves selecting the sizing of the transistor (W and L), the bias point (V_{GS}), and the resistive load (R_D).

Design Specs:

DC gain = -10 and $I_D = 100\mu A$

Supply = $V_{DD} = 3V$

- i. $L = 2\mu m$ (Because there is no speed limit in the design specification, to avoid short channel effect)
- ii. $A_V = g_m \cdot R_D = 2V' \cdot R_D / V_{ov}$ $g_m = 2I_D / V_{ov}$ This shows that the reinforcement does not depend on R_D itself, but on the voltage drop across it.
- iii. Formula $g_m = 2I_D / V_{ov}$ Applies only to devices that obey the square law This is not true for real MOSFETs
- iv. $A_V = 2V_{RD} / V'$ and A_V and V_{RD} are known, we can determine the required V' value as follows: According to the design specification, $A_V = -10$ and V_{RD} is selected as To be $V_{DD}/2 = 3/2 = 1.5$, $V' = 2 \cdot 1.5 / 10 = 0.3V$
- v. We use $W = 3\mu$ $L = 300n$ $V_{DS} = 1.5V$ and make a sweep for V_{GS} from 0 to 1.5V with 10 mV steps and plot the I_D , V_{GS} .




- vi. $V_{th} = 0.794v \gg \gg$ sweep $V_{GS} 0:(0.4+0.794) \gg \gg 0:1.194$.

calculated from actual simulation data using the formula.


$V' = 2 \cdot I_D / g_m$ $V_{ov} = V_{GS} - V_{th}$ get by the calculator and plot the waveforms

Name	Type	Details
V'	expr	((getData("M0:Id" ?result "dc") * 2) / getData("M0:g _m " ?result "dc"))
V _{ov}	expr	(v("M0:V _{GS} " ?result "dc") - v("M0:V _{th} " ?result "dc"))




When VGS = 932m Vov=262.752mV


Plot the g_m & g_{ds} and c_{rss} in the VGS = 932m



And ID with VGS



Valio all



$ID \propto (L \& W)$ can used get the w

$$ID = IDQ / IDX = (W/L) Q / (W/L) X \ggg LQ = LX \quad ID = IDQ / IDX = WQ / WX$$

$$\ggg WQ = (100u / 26.799u) * 3u = 11.19u\mu m$$


Use $W = 10\mu m$ (we will understand why shortly)

$$>>> WQ = (100u/26.799u) * 10u = 37.3148u$$

And g_m

$$g_m = (100u/26.799u) * 178.247u = 665.125u$$

Plot V^* and V_{ov} overlaid vs V_{GS} . Make sure the y-axis of both curves has the same range.



$$V_{RD} = V_{DD}/2 = 3/2 = 1.5 \quad I_{DQ} = 100uA$$

$$R_D = V_{RD}/I_{DQ} = 1.5/100 * 10^{-6} = 15K\Omega$$

$$r_o = 1/g_{ds} = 1/ (314.228 * 10^{-9}) = 1.9305M\Omega$$


$$A_v = -g_m * (R_D || r_o) = -665.125u * (\frac{R_D * r_o}{R_D + r_o}) = -9.97 \quad \gg \text{The error} = \frac{10 - 9.97}{10} = 0.3 \%$$

W	37.3148um	r_o	1.9305M Ω
L	2u m	R_D	15K Ω
V_{GS}	932mv	g_m	665.125u
I_{DQ}	100uA	V_{ov}	262.752mV
ID	26.799u	V_{th}	794.874m
AV	-9.97	V^*	300mv


PART 2: CS Amplifier

1. OP and AC Analysis

- 1) Create a testbench for the resistive loaded CS amplifier using the V_{GSQ} , R_D , L , and W that you got from the previous part.



- 2) Simulate the DC OP. Report a snapshot for the key operating point (OP) parameters. Compare the results with the results you obtained in Part 1.



3) Compare r_o and R_D . Is the assumption of ignoring r_o justified in this case? Do you expect the error to remain the same if we use min L ?

R_D is small compared to r_o Parallel combinations dominate ($r_o || R_D$)

We should neglect the r_o .

If we use the minimum L , we might encounter short channel effects that become more pronounced.

$I_D / V_{DS} = 1/r_o$ which means r_o decreases, causing the error from neglecting r_o to become larger.

4) Calculate the intrinsic gain of the transistor


$$\text{intrinsic gain} = r_o * g_m = (1.93 * 10^6) * (666 * 10^{-6}) = 1285.38$$

5) Calculate the amplifier gain analytically. What is the relation (\ll , $<$, \approx , $>$, \gg) between the amplifier gain and the intrinsic gain?

$$\text{Gain of the amplifier } |A_v| = g_m(R_D || r_o) = 665.125u * \left(\frac{R_D * r_o}{R_D + r} \right) = 9.97$$

Gain of the amplifier \ll intrinsic gain.

6) Create a new simulation configuration and run AC analysis (from 1Hz to 1GHz). Report the gain vs. frequency. Annotate the DC gain and make sure it meets the spec.



Gain is 9.8 the plot of the gain = gain DC gain The DC Gain is indicated to be 9.97 which matches the expected value

2. Gain Non-Linearity

1) Create a new simulation configuration. Perform a DC sweep for the input voltage from 0 to V_{DD} with 2mV step

DC Analysis

Save DC Operating Point ☒

Hysteresis Sweep ☐

Sweep Variable

☐ Temperature

☒ Design Variable

☐ Component Parameter

☐ Model Parameter

Variable Name: VGS

Select Design Variable

Sweep Range

☒ Start-Stop

Start: 0 Stop: 3

☐ Center-Span

Sweep Type

Linear

☒ Step Size

2m

☐ Number of Steps


Add Specific Points ☐

Enabled ☒

Options...


OK Cancel Defaults Apply Help

2- Report V_{OUT} vs V_{IN} . Is the relation linear? Why?






No, the relationship is not linear because the device is a long channel device. This makes the square law relatively applicable, resulting in the transfer characteristic being approximately square in the saturation region.


3) Calculate the derivative of V_{OUT} using calculator. Plot the derivative vs V_{IN} . The derivative is itself. the small signal gains. Is the gain linear (independent of the input)? Why?



4) Set the properties of the voltage source to apply a transient stimulus (sine wave of 1kHz frequency and 10mV amplitude superimposed on the DC input voltage).



5) Create a new simulation configuration. Run transient simulation for 2ms. Plot gm vs time. Does gm vary with the input signal? What does that mean?



gm varies with the input signal level because it depends on the operating point of the transistor, which can vary with different input signals. This variation affects the overall gain of the circuit, making it dependent on the signal level rather than constant.

6) Is this amplifier linear? Comment.

No

As the gain, g_m , V_{out}

Change by the input signal which means the gain is a function of the input signal.

the amplifier should be the output signal = input signal + Zoom level.